# **INSERT**

## **Insert Bit Field**

# **INSERT**


### **Condition Codes**


| 7 | 6 | 5 | 4 | 3  | 2 | 1 | 0 |
|---|---|---|---|----|---|---|---|
| S | L | Е | U | N  | Z | V | С |
| _ | _ | √ | √ | √  | √ | * | * |
|   |   |   | C | CR |   |   |   |


- \* V Always cleared.
- \* C Always cleared.
- Unchanged by the instruction.
- $\checkmark$  Changed according to the standard definition.

## **Example**

INSERT B1,X0,A







## Jcc

## **Jump Conditionally**

Jcc

Operation Assembler Syntax

If cc, then  $0xxx \rightarrow PC$ else  $PC + 1 \rightarrow PC$ Jcc xxx

If cc, then ea  $\rightarrow$  PC Jcc ea else PC + 1  $\rightarrow$  PC

#### **Instruction Fields**


{cc} Condition code (see **Table 12-18** on page 12-28)

{xxx} aaaaaaaaaaa Short Jump Address


(ea) MMMRRR Effective Address (see **Table 12-13** on page 12-22)

Description Jump to the location in program memory given by the instruction's effective address if the specified condition is true. If the specified condition is false, the Program Counter (PC) is incremented and the effective address is ignored. However, the address register specified in the effective address field is always updated independently of the specified condition. All memory-alterable addressing modes can be used for the effective address. A Fast Short Jump addressing mode can also be used. The 12-bit data is zero-extended to form the effective address. The conditions specified by "cc" are listed on **Table 12-18** on page 12-28.

### **Condition Codes**



Unchanged by the instruction.



## **JCLR**

## **Jump if Bit Clear**

|   |   | I D |  |
|---|---|-----|--|
| J | U | ᇅ   |  |

| Ope | ration       |              |                |   |          | Assembler | Syntax              |
|-----|--------------|--------------|----------------|---|----------|-----------|---------------------|
| If  | $S\{n\} = 0$ | then<br>else | xxxx<br>PC + 1 | $\begin{array}{c} \rightarrow \\ \rightarrow \end{array}$ | PC<br>PC | JCLR      | #n,[X or Y]:ea,xxxx |
| If  | $S\{n\} = 0$ | then<br>else | xxxx<br>PC + 1 | $\begin{array}{c} \rightarrow \\ \rightarrow \end{array}$ | PC<br>PC | JCLR      | #n,[X or Y],aa,xxxx |
| lf  | $S\{n\} = 0$ | then<br>else | xxxx<br>PC + 1 | $\begin{array}{c} \rightarrow \\ \rightarrow \end{array}$ | PC<br>PC | JCLR      | #n,[X or Y]:pp,xxxx |
| lf  | $S\{n\} = 0$ | then<br>else | xxxx<br>PC + 1 | $\begin{array}{c} \rightarrow \\ \rightarrow \end{array}$ | PC<br>PC | JCLR      | #n,[X or Y]:qq,xxxx |
| If  | $S\{n\} = 0$ | then         | XXXX<br>PC + 1 | $\rightarrow$ $\rightarrow$                               | PC<br>PC | JCLR      | #n,S,xxxx           |

#### **Instruction Fields**

| {#n}   | bbbb   | Bit number [0–23]   |
|--------|--------|---|
| {ea}   | MMMRRR | Effective Address (see <b>Table 12-13</b> on page 12-22)        |
| {X/Y}  | S      | Memory Space [X,Y] (see <b>Table 12-13</b> on page 12-22)       |
| {xxxx} |        | 24-bit absolute Address extension word                          |
| {aa}   | aaaaaa | Absolute Address [0–63]   |
| {pp}   | pppppp | I/O Short Address [64 addresses: \$FFFFC0 – \$FFFFFF]           |
| {qq}   | qqqqq  | I/O Short Address [64 addresses: \$FFFF80 – \$FFFFBF]           |
| {S}    | DDDDDD | Source register [all on-chip registers] (see <b>Table 12-13</b> |
|        |        | on page 12-22)  |

**Description** Jump to the 24-bit absolute address in program memory specified in the instruction's 24-bit extension word if the n<sup>th</sup> bit of the source operand S is clear. The bit to be tested is selected by an immediate bit number from 0–23. If the specified memory bit is not clear, the Program Counter (PC) is incremented and the absolute address in the extension word is ignored. However, the address register specified in the effective address field is always updated independently of the state of the n<sup>th</sup> bit. All address register indirect addressing modes can reference the source operand S. Absolute Short and I/O Short addressing modes can also be used.

# **JCLR**

## **Jump if Bit Clear**

# **JCLR**

## **Condition Codes**

| 7   | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |  |  |
|-----|---|---|---|---|---|---|---|--|--|--|
| S   | L | Е | U | N | Z | ٧ | С |  |  |  |
| √   | √ | _ | _ | _ | _ | _ | _ |  |  |  |
| CCR |   |   |   |   |   |   |   |  |  |  |

- √ Changed according to the standard definition.
- Unchanged by the instruction.

|      |                     | 23 |   |   |   |   |   |   | 16 | 15   |      |     |      |     |    |     | 8   | 7 |   |   |   |   |   |   | 0 |
|------|---------------------|----|---|---|---|---|---|---|----|------|------|-----|------|-----|----|-----|-----|---|---|---|---|---|---|---|---|
| JCLR | #n,[X or Y]:ea,xxxx | 0  | 0 | 0 | 0 | 1 | 0 | 1 | 0  | 0    | 1    | М   | М    | М   | R  | R   | R   | 1 | S | 0 | 0 | b | b | b | b |
|      |                     |    |   |   |   |   |   |   | /  | Abso | olut | e A | ∖ddr | ess | Ex | ten | sio | n |   |   |   |   |   |   |   |
|      |                     |    |   |   |   |   |   |   |    |      |      |     |      |     |    |     |     |   |   |   |   |   |   |   |   |
|      |                     | 23 |   |   |   |   |   |   | 16 | 15   |      |     |      |     |    |     | 8   | 7 |   |   |   |   |   |   | 0 |
| JCLR | #n,[X or Y]:aa,xxxx | 0  | 0 | 0 | 0 | 1 | 0 | 1 | 0  | 0    | 0    | а   | а    | а   | а  | а   | а   | 1 | S | 0 | 0 | b | b | b | b |
|      |                     |    |   |   |   |   |   |   | -  | Abso | olut | e A | ∖ddr | ess | Ex | ten | sio | n |   |   |   |   |   |   |   |
|      |                     |    |   |   |   |   |   |   |    |      |      |     |      |     |    |     |     |   |   |   |   |   |   |   | _ |
|      |                     | 23 |   |   |   |   |   |   | 16 | 15   |      |     |      |     |    |     | 8   | 7 |   |   |   |   |   |   | 0 |
| JCLR | #n,[X or Y]:pp,xxxx | 0  | 0 | 0 | 0 | 1 | 0 | 1 | 0  | 1    | 0    | р   | р    | р   | р  | р   | р   | 1 | S | 0 | 0 | b | b | b | b |
|      |                     |    |   |   |   |   |   |   | -  | Abso | olut | e A | ∖ddr | ess | Ex | ten | sio | n |   |   |   |   |   |   |   |
|      |                     |    |   |   |   |   |   |   |    |      |      |     |      |     |    |     |     |   |   |   |   |   |   |   | _ |
|      |                     | 23 |   |   |   |   |   |   | 16 | 15   |      |     |      |     |    |     | 8   | 7 |   |   |   |   |   |   | 0 |
| JCLR | #n,[X or Y]:qq,xxxx | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 1  | 1    | 0    | q   | q    | q   | q  | q   | q   | 1 | S | 0 | 0 | b | b | b | b |
|      |                     |    |   |   |   |   |   |   | _  | Abso | olut | e A | ∖ddr | ess | Ex | ten | sio | n |   |   |   |   |   |   |   |
|      |                     |    |   |   |   |   |   |   |    |      |      |     |      |     |    |     |     |   |   |   |   |   |   |   | _ |
|      |                     | 23 |   |   |   |   |   |   | 16 | 15   |      |     |      |     |    |     | 8   | 7 |   |   |   |   |   |   | 0 |
| JCLR | #n,S,xxxx           | 0  | 0 | 0 | 0 | 1 | 0 | 1 | 0  | 1    | 1    | D   | D    | D   | D  | D   | D   | 0 | 0 | 0 | 0 | b | b | b | b |
|      |                     |    |   |   |   |   |   |   | /  | Abso | olut | e A | ∖ddr | ess | Ex | ten | sio | n |   |   |   |   |   |   |   |
|      |                     |    |   |   |   |   |   |   |    |      |      |     |      |     |    |     |     |   |   |   |   |   |   |   | _ |

JMP Jump JMP

## Operation Assembler Syntax

 $0xxx \rightarrow Pc$  JMP xxx  $ea \rightarrow Pc$  JMP ea

### **Instruction Fields**

{xxx} aaaaaaaaaaa Short Jump Address

{ea} MMMRRR Effective Address (see **Table 12-13** on page 12-22)


**Description** Jump to the location in program memory given by the instruction's effective address. All memory-alterable addressing modes can be used for the effective address. A Fast Short Jump addressing mode can also be used. The 12-bit data is zero-extended to form the effective address.

### **Condition Codes**

| 7   | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |  |  |
|-----|---|---|---|---|---|---|---|--|--|--|
| S   | L | Е | U | N | Z | V | С |  |  |  |
| _   | _ |   |   | _ | _ | _ | _ |  |  |  |
| CCR |   |   |   |   |   |   |   |  |  |  |

Unchanged by the instruction.

## **Instruction Formats and opcodes**



## **JScc**

## **Jump to Subroutine Conditionally**

**JScc** 

Operation Assembler Syntax

$$\begin{tabular}{ll} \mbox{If cc,} & then \mbox{ SP + 1} \rightarrow \mbox{SP; PC} \rightarrow \mbox{SSH;SR} \rightarrow \mbox{SSL;0xxx} \rightarrow \mbox{PC} \\ & else & \mbox{PC + 1} \rightarrow \mbox{PC} \end{tabular} & \mbox{JScc} & \mbox{xxx} \\ \mbox{If cc,} & then & \mbox{SP + 1} \rightarrow \mbox{SP; PC} \rightarrow \mbox{SSH;SR} \rightarrow \mbox{SSL;ea} \rightarrow \mbox{PC} \end{tabular} & \mbox{JScc} & \mbox{ea} \\ \mbox{else} & \mbox{PC + 1} \rightarrow \mbox{PC} \end{tabular}$$

#### **Instruction Fields**


{cc} Condition code (see **Table 12-18** on page 12-28)

{xxx} aaaaaaaaaaa Short Jump Address


(ea) MMMRRR Effective Address (see **Table 12-13** on page 12-22)

Description Jump to the subroutine whose location in program memory is given by the instruction's effective address if the specified condition is true. If the specified condition is true, the address of the instruction immediately following the JScc instruction (PC) and the SR are pushed onto the system stack. Program execution then continues at the specified effective address in program memory. If the specified condition is false, the PC is incremented, and any extension word is ignored. However, the address register specified in the effective address field is always updated independently of the specified condition. All memory-alterable addressing modes can be used for the effective address. A fast short jump addressing mode can also be used. The 12-bit data is zero-extended to form the effective address. The conditions specified by "cc" are listed on **Table 12-18** on page 12-28.

### **Condition Codes**



Unchanged by the instruction.



## **JSCLR**

## **Jump to Subroutine if Bit Clear**

## **JSCLR**

| Operation |   | Assembl | er Syntax           |
|-----------|---|---------|---------------------|
|           | en SP + 1 $\rightarrow$ SP;PC $\rightarrow$ SSH;SR $\rightarrow$ SSL;<br>;xxxx $\rightarrow$ PC<br>se PC + 1 $\rightarrow$ PC | JSCLR   | #n,[X or Y]:ea,xxxx |
| ( )       | en SP + 1 $\rightarrow$ SP;PC $\rightarrow$ SSH;SR $\rightarrow$ SSL;<br>;xxxx $\rightarrow$ PC<br>se PC + 1 $\rightarrow$ PC | JSCLR   | #n,[X or Y],aa,xxxx |
| ( )       | en SP + 1 $\rightarrow$ SP;PC $\rightarrow$ SSH;SR $\rightarrow$ SSL;<br>;xxxx $\rightarrow$ PC<br>se PC + 1 $\rightarrow$ PC | JSCLR   | #n,[X or Y]:pp,xxxx |
| ( )       | en SP + 1 $\rightarrow$ SP;PC $\rightarrow$ SSH;SR $\rightarrow$ SSL;<br>;xxxx $\rightarrow$ PC<br>se PC + 1 $\rightarrow$ PC | JSCLR   | #n,[X or Y]:qq,xxxx |
|           | en SP + 1 $\rightarrow$ SP;PC $\rightarrow$ SSH;SR $\rightarrow$ SSL;<br>;xxxx fiPC<br>se PC + 1 $\rightarrow$ PC             | JSCLR   | #n,S,xxxx           |

#### **Instruction Fields**

| {#n}   | bbbb   | Bit number [0–23]                       |                        |
|--------|--------|---|------------------------|
| {ea}   | MMMRRR | Effective Address                       |                        |
| {X/Y}  | S      | Memory Space [X,Y]                      |                        |
| {xxxx} |        | 24-bit absolute Address extension word  |                        |
| {aa}   | aaaaaa | Absolute Address [0–63]                 | <b>See Table 12-13</b> |
| {pp}   | pppppp | I/O Short Address [64 addresses:        | on page 12-22          |
|        |        | \$FFFFC0-\$FFFFFF]                      |                        |
| {qq}   | qqqqq  | I/O Short Address [64 addresses:        |                        |
|        |        | \$FFFF80-\$FFFBF]                       |                        |
| {S}    | DDDDDD | Source register [all on-chip registers] |                        |
|        |        |   |                        |

Description Jump to the subroutine at the 24-bit absolute address in program memory specified in the instruction's 24-bit extension word if the n<sup>th</sup> bit of the source operand S is clear. The bit to be tested is selected by an immediate bit number from 0–23. If the n<sup>th</sup> bit of source operand S is clear, the address of the instruction immediately following the JSCLR instruction (PC) and the SR are pushed onto the system stack. Program execution then continues at the specified absolute address in the instruction's 24-bit extension word. If the specified memory bit is not clear, the PC is incremented and the extension word is ignored. However, the address register specified in the effective address field is always updated independently of the state of the n<sup>th</sup> bit. All address register indirect addressing modes can reference the source operand S. Absolute short and I/O short addressing modes can also be used.

# **JSCLR**

## Jump to Subroutine if Bit Clear

# **JSCLR**

### **Condition Codes**

| F | S     | L | E | U | N | Z | V | С |  |  |  |
|---|-------|---|---|---|---|---|---|---|--|--|--|
| L | √<br> | √ |   | _ | _ | _ | _ | _ |  |  |  |
|   | CCR   |   |   |   |   |   |   |   |  |  |  |

- √ Changed according to the standard definition.
- Unchanged by the instruction.

|       |                     | 23 |   |   |   |   |   |   | 16 | 15  |      |     |     |      |    |     | 8   | 7 |   |   |   |   |   |   | 0 |
|-------|---------------------|----|---|---|---|---|---|---|----|-----|------|-----|-----|------|----|-----|-----|---|---|---|---|---|---|---|---|
| JSCLR | #n,[X or Y]:ea,xxxx | 0  | 0 | 0 | 0 | 1 | 0 | 1 | 1  | 0   | 1    | М   | М   | М    | R  | R   | R   | 1 | S | 0 | 0 | b | b | b | b |
|       |                     |    |   |   |   |   |   |   | P  | Abs | olut | e A | ddı | ress | Ех | ten | sio | n |   |   |   |   |   |   |   |
|       |                     |    |   |   |   |   |   |   |    |     |      |     |     |      |    |     |     |   |   |   |   |   |   |   | _ |
|       |                     | 23 |   |   |   |   |   |   | 16 | 15  |      |     |     |      |    |     | 8   | 7 |   |   |   |   |   |   | 0 |
| JSCLR | #n,[X or Y]:aa,xxxx | 0  | 0 | 0 | 0 | 1 | 0 | 1 | 1  | 0   | 0    | а   | а   | а    | а  | а   | а   | 1 | S | 0 | 0 | b | b | b | b |
|       |                     |    |   |   |   |   |   |   | P  | hbs | olut | e A | ddı | ress | Ех | ten | sio | n |   |   |   |   |   |   |   |
|       |                     |    |   |   |   |   |   |   |    |     |      |     |     |      |    |     |     |   |   |   |   |   |   |   | _ |
|       |                     | 23 |   |   |   |   |   |   | 16 | 15  |      |     |     |      |    |     | 8   | 7 |   |   |   |   |   |   | 0 |
| JSCLR | #n,[X or Y]:pp,xxxx | 0  | 0 | 0 | 0 | 1 | 0 | 1 | 1  | 1   | 0    | р   | р   | р    | р  | р   | р   | 1 | S | 0 | 0 | b | b | b | b |
|       |                     |    |   |   |   |   |   |   | P  | hbs | olut | e A | ddı | ress | Ex | ten | sio | n |   |   |   |   |   |   |   |
|       |                     |    |   |   |   |   |   |   |    |     |      |     |     |      |    |     |     |   |   |   |   |   |   |   | _ |
|       |                     | 23 |   |   |   |   |   |   | 16 | 15  |      |     |     |      |    |     | 8   | 7 |   |   |   |   |   |   | 0 |
| JSCLR | #n,[X or Y]:qq,xxxx | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 1  | 1   | 1    | q   | q   | q    | q  | q   | q   | 1 | S | 0 | 0 | b | b | b | b |
|       |                     |    |   |   |   |   |   |   | P  | bs  | olut | e A | ddı | ress | Ex | ten | sio | n |   |   |   |   |   |   |   |
|       |                     |    |   |   |   |   |   |   |    |     |      |     |     |      |    |     |     |   |   |   |   |   |   |   |   |
|       |                     | 23 |   |   |   |   |   |   | 16 | 15  |      |     |     |      |    |     | 8   | 7 |   |   |   |   |   |   | 0 |
| JSCLR | #n,S,xxxx           | 0  | 0 | 0 | 0 | 1 | 0 | 1 | 1  | 1   | 1    | D   | D   | D    | D  | D   | D   | 0 | 0 | 0 | 0 | b | b | b | b |
|       |                     |    |   |   |   |   |   |   | A  | hbs | olut | e A | ddı | ress | Ех | ten | sio | n |   |   |   |   |   |   |   |
|       |                     | _  |   |   |   |   |   |   |    |     |      |     |     |      |    |     |     |   |   |   |   |   |   |   | _ |

**JSET** 

Operation

## **Jump if Bit Set**

**Assembler Syntax** 

#n,[X or Y]:qq,xxxx

**JSET** 

| lf | S{n} = 1     | then $xxxx \rightarrow PC$<br>else $PC + 1 \rightarrow PC$ | JSET | #n,[X or Y]:ea,xxxx |
|----|--------------|--|------|---------------------|
| lf | $S\{n\} = 1$ | then $xxxx \rightarrow PC$<br>else $PC + 1 \rightarrow PC$ | JSET | #n,[X or Y],aa,xxxx |
| If | $S\{n\} = 1$ | then $xxxx \rightarrow PC$<br>else $PC + 1 \rightarrow PC$ | JSET | #n,[X or Y]:pp,xxxx |

f S{n} = 1 then xxxx  $\rightarrow$  PC JSET #n,S,xxxx else PC + 1  $\rightarrow$  PC

#### **Instruction Fields**

| {#n}      | bbbb   | Bit number [0–23]   |
|-----------|--------|---|
| {ea}      | MMMRRR | Effective Address (see <b>Table 12-13</b> on page 12-22)  |
| $\{X/Y\}$ | S      | Memory Space [X,Y] (see <b>Table 12-13</b> on page 12-22) |
| {xxxx}    |        | 24-bit Absolute Address in extension word                 |
| {aa}      | aaaaaa | Absolute Address $[0-63]$                                 |
| {pp}      | pppppp | I/O Short Address [64 addresses: \$FFFFC0 – \$FFFFFF]     |
| {qq}      | qqqqqq | I/O Short Address [64 addresses: \$FFFF80 – \$FFFFBF]     |
| {S}       | DDDDDD | Source register [all on-chip registers] (see Table 12-13  |
|           |        | on page 12-22)  |

**Description** Jump to the 24-bit absolute address in program memory specified in the instruction's 24-bit extension word if the n<sup>th</sup> bit of the source operand S is set. The bit to be tested is selected by an immediate bit number from 0–23. If the specified memory bit is not set, the Program Counter (PC) is incremented, and the absolute address in the extension word is ignored. However, the address register specified in the effective address field is always updated independently of the state of the n<sup>th</sup> bit. All address register indirect addressing modes can be used to reference the source operand S. Absolute short and I/O short addressing modes can also be used.

# **JSET**

## **Jump if Bit Set**

# **JSET**

## **Condition Codes**

| 7 | 6   | 5 | 4 | 3 | 2 | 1 | 0 |  |  |  |  |  |  |
|---|-----|---|---|---|---|---|---|--|--|--|--|--|--|
| S | L   | Е | U | N | Z | V | С |  |  |  |  |  |  |
| √ | √   | _ | _ | _ | _ | _ | _ |  |  |  |  |  |  |
|   | CCR |   |   |   |   |   |   |  |  |  |  |  |  |

- √ Changed according to the standard definition.
- Unchanged by the instruction.

|      |                     | 23 |   |   |   |   |   |   | 16 | 15  |      |      |      |     |    |     | 8   | 7 |   |   |   |   |   |   | 0 |
|------|---------------------|----|---|---|---|---|---|---|----|-----|------|------|------|-----|----|-----|-----|---|---|---|---|---|---|---|---|
| JSET | #n,[X or Y]:ea,xxxx | 0  | 0 | 0 | 0 | 1 | 0 | 1 | 0  | 0   | 1    | M    | /I M | М   | R  | R   | R   | 1 | S | 1 | 0 | b | b | b | b |
|      |                     |    |   |   |   |   |   |   | P  | Abs | olut | te / | Addr | ess | Ex | ten | sio | n |   |   |   |   |   |   |   |
|      |                     |    |   |   |   |   |   |   |    |     |      |      |      |     |    |     |     |   |   |   |   |   |   |   |   |
|      |                     | 23 |   |   |   |   |   |   | 16 | 15  |      |      |      |     |    |     | 8   | 7 |   |   |   |   |   |   | 0 |
| JSET | #n,[X or Y]:aa,xxxx | 0  | 0 | 0 | 0 | 1 | 0 | 1 | 0  | 0   | 0    | а    | аа   | а   | а  | а   | а   | 1 | S | 1 | 0 | b | b | b | b |
|      |                     |    |   |   |   |   |   |   | P  | hbs | olut | te / | Addr | ess | Ex | ten | sio | n |   |   |   |   |   |   |   |
|      |                     |    |   |   |   |   |   |   |    |     |      |      |      |     |    |     |     |   |   |   |   |   |   |   |   |
|      |                     | 23 |   |   |   |   |   |   | 16 | 15  |      |      |      |     |    |     | 8   | 7 |   |   |   |   |   |   | 0 |
| JSET | #n,[X or Y]:pp,xxxx | 0  | 0 | 0 | 0 | 1 | 0 | 1 | 0  | 1   | 0    | р    | , р  | р   | р  | р   | р   | 1 | S | 1 | 0 | b | b | b | b |
|      |                     |    |   |   |   |   |   |   | 1  | hbs | olut | te / | Addr | ess | Ex | ten | sio | n |   |   |   |   |   |   |   |
|      |                     |    |   |   |   |   |   |   |    |     |      |      |      |     |    |     |     |   |   |   |   |   |   |   |   |
|      |                     | 23 |   |   |   |   |   |   | 16 | 15  |      |      |      |     |    |     | 8   | 7 |   |   |   |   |   |   | 0 |
| JSET | #n,[X or Y]:qq,xxxx | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 1  | 1   | 0    | q    | 1 q  | q   | q  | q   | q   | 1 | S | 1 | 0 | b | b | b | b |
|      |                     |    |   |   |   |   |   |   | A  | hbs | olut | te / | Addr | ess | Ex | ten | sio | n |   |   |   |   |   |   |   |
|      |                     |    |   |   |   |   |   |   |    |     |      |      |      |     |    |     |     |   |   |   |   |   |   |   |   |
|      |                     | 23 |   |   |   |   |   |   | 16 | 15  |      |      |      |     |    |     | 8   | 7 |   |   |   |   |   |   | 0 |
| JSET | #n,S,xxxx           | 0  | 0 | 0 | 0 | 1 | 0 | 1 | 0  | 1   | 1    | D    | D D  | D   | D  | D   | D   | 0 | 0 | 1 | 0 | b | b | b | b |
|      |                     |    |   |   |   |   |   |   | P  | bs  | olut | te / | Addr | ess | Ex | ten | sio | n |   |   |   |   |   |   |   |
|      |                     |    |   |   |   |   |   |   |    |     |      |      |      |     |    |     |     |   |   |   |   |   |   |   |   |

**JSR** 

## **Jump to Subroutine**

**JSR** 

Operation Assembler Syntax

$$\mathsf{SP} \ + \ 1 \to \mathsf{SP}; \, \mathsf{PC} \to \mathsf{SSH}; \, \mathsf{SR} \to \mathsf{SSL}; \, \mathsf{0xxx} \to \mathsf{PC} \qquad \qquad \mathsf{JSR} \qquad \mathsf{xxx}$$

$$SP + 1 \rightarrow SP; PC \rightarrow SSH; SR \rightarrow SSL; ea \rightarrow PC$$
 JSR ea


### **Instruction Fields**

{xxx} aaaaaaaaaaa Short Jump Address

(ea) MMMRRR Effective Address (see **Table 12-13** on page 12-22)


**Description** Jump to the subroutine whose location in program memory is given by the instruction's effective address. The address of the instruction immediately following the JSR instruction (PC) and the system Status Register (SR) is pushed onto the system stack. Program execution then continues at the specified effective address in program memory. All memory-alterable addressing modes can be used for the effective address. A fast short jump addressing mode can also be used. The 12-bit data is zero-extended to form the effective address.

#### **Condition Codes**



Unchanged by the instruction.

## **Instruction Formats and opcodes**



## **JSSET**

0----

## **Jump to Subroutine if Bit Set**

**JSSET** 

Accombler Syntax

| Operation       |   | Assembi | er Syntax           |
|-----------------|---|---------|---------------------|
| If $S\{n\} = 1$ | then SP + 1 $\rightarrow$ SP;PC $\rightarrow$ SSH;SR $\rightarrow$ SSL; ;xxxx $\rightarrow$ PC else PC + 1 $\rightarrow$ PC | JSSET   | #n,[X or Y]:ea,xxxx |
| If S{n}=1       | then SP + 1 $\rightarrow$ SP;PC $\rightarrow$ SSH;SR $\rightarrow$ SSL; ;xxxx $\rightarrow$ PC else PC + 1 $\rightarrow$ PC | JSSET   | #n,[X or Y],aa,xxxx |
| If S{n}=1       | then SP + 1 $\rightarrow$ SP;PC $\rightarrow$ SSH;SR $\rightarrow$ SSL; ;xxxx $\rightarrow$ PC else PC + 1 $\rightarrow$ PC | JSSET   | #n,[X or Y]:pp,xxxx |
| If S{n}=1       | then SP + 1 $\rightarrow$ SP;PC $\rightarrow$ SSH;SR $\rightarrow$ SSL; ;xxxx $\rightarrow$ PC else PC + 1 $\rightarrow$ PC | JSSET   | #n,[X or Y]:qq,xxxx |
| If S{n}=1       | then SP + 1 $\rightarrow$ SP;PC $\rightarrow$ SSH;SR $\rightarrow$ SSL; ;xxxx $\rightarrow$ PC else PC + 1 $\rightarrow$ PC | JSSET   | #n,S,xxxx           |

#### **Instruction Fields**

| {#n}   | bbbb   | Bit number [0–23]   |
|--------|--------|---|
| {ea}   | MMMRRR | Effective Address (see <b>Table 12-13</b> on page 12-22)        |
| {X/Y}  | S      | Memory Space [X,Y] (see <b>Table 12-13</b> on page 12-22)       |
| {xxxx} |        | 24-bit PC absolute Address extension word                       |
| {aa}   | aaaaaa | Absolute Address [0–63]   |
| {pp}   | pppppp | I/O Short Address [64 addresses: \$FFFFC0-\$FFFFF]              |
| {qq}   | qqqqqq | I/O Short Address [64 addresses: \$FFFF80_\$FFFBF]              |
| {S}    | DDDDDD | Source register [all on-chip registers] (see <b>Table 12-13</b> |
|        |        | on page 12-22)  |
|        |        |   |

Description Jump to the subroutine at the 24-bit absolute address in program memory specified in the instruction's 24-bit extension word if the n<sup>th</sup> bit of the source operand S is set. The bit to be tested is selected by an immediate bit number from 0–23. If the n<sup>th</sup> bit of the source operand S is set, the address of the instruction immediately following the JSSET instruction (PC) and the system Status Register (SR) are pushed onto the system stack. Program execution then continues at the specified absolute address in the instruction's 24-bit extension word. If the specified memory bit is not set, the Program Counter (PC) is incremented, and the extension word is ignored. However, the address register specified in the effective address field is always updated independently of the

# **JSSET**

## **Jump to Subroutine if Bit Set**

**JSSET** 

state of the n<sup>th</sup> bit. All address register indirect addressing modes can be used to reference the source operand S. Absolute short and I/O short addressing modes can also be used.

## **Condition Codes**

| 7   | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |  |  |  |  |
|-----|---|---|---|---|---|---|---|--|--|--|--|--|
| S   | L | Е | U | N | Z | V | С |  |  |  |  |  |
| √   | √ | _ | _ | _ | _ | _ | _ |  |  |  |  |  |
| CCR |   |   |   |   |   |   |   |  |  |  |  |  |

- √ Changed according to the standard definition.
- Unchanged by the instruction.

## **Instruction Formats and opcodes**

|       |                     | 23 |   |   |   |   |   |   | 16 | 1  | 5    |     |    |     |     |    |     | 8   | 7 |   |   |   |   |   |   | 0 |
|-------|---------------------|----|---|---|---|---|---|---|----|----|------|-----|----|-----|-----|----|-----|-----|---|---|---|---|---|---|---|---|
| JSSET | #n,[X or Y]:ea,xxxx | 0  | 0 | 0 | 0 | 1 | 0 | 1 | 1  | (  | 0 1  | Ν   | 1  | М   | M   | R  | R   | R   | 1 | S | 1 | 0 | b | b | b | b |
|       |                     |    |   |   |   |   |   |   | A  | ٩b | solu | ite | Αc | ddr | ess | Ex | ten | sio | n |   |   |   |   |   |   |   |
|       |                     |    |   |   |   |   |   |   |    |    |      |     |    |     |     |    |     |     |   |   |   |   |   |   |   |   |
|       |                     | 23 |   |   |   |   |   |   | 16 | 1  | 5    |     |    |     |     |    |     | 8   | 7 |   |   |   |   |   |   | 0 |
| JSSET | #n,[X or Y]:aa,xxxx | 0  | 0 | 0 | 0 | 1 | 0 | 1 | 1  | (  | 0 C  | а   | ì  | а   | а   | а  | а   | а   | 1 | S | 1 | 0 | b | b | b | b |
|       |                     |    |   |   |   |   |   |   | A  | ٩b | solu | ite | Αc | ddr | ess | Ex | ten | sio | n |   |   |   |   |   |   |   |
|       |                     |    |   |   |   |   |   |   |    |    |      |     |    |     |     |    |     |     |   |   |   |   |   |   |   |   |
|       |                     | 23 |   |   |   |   |   |   | 16 | 1  | 5    |     |    |     |     |    |     | 8   | 7 |   |   |   |   |   |   | 0 |
| JSSET | #n,[X or Y]:pp,xxxx | 0  | 0 | 0 | 0 | 1 | 0 | 1 | 1  | •  | 1 0  | р   | )  | р   | р   | р  | р   | р   | 1 | S | 1 | 0 | b | b | b | b |
|       |                     |    |   |   |   |   |   |   | A  | ٩b | solu | ite | Αc | ddr | ess | Ex | ten | sio | n |   |   |   |   |   |   |   |
|       |                     |    |   |   |   |   |   |   |    |    |      |     |    |     |     |    |     |     |   |   |   |   |   |   |   |   |
|       |                     | 23 |   |   |   |   |   |   | 16 | 1  | 5    |     |    |     |     |    |     | 8   | 7 |   |   |   |   |   |   | 0 |
| JSSET | #n,[X or Y]:qq,xxxx | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 1  | 1  | 1 1  | C   | 1  | q   | q   | q  | q   | q   | 1 | S | 1 | 0 | b | b | b | b |
|       |                     |    |   |   |   |   |   |   | A  | ٩b | solu | ite | Αc | ddr | ess | Ex | ten | sio | n |   |   |   |   |   |   |   |
|       |                     |    |   |   |   |   |   |   |    |    |      |     |    |     |     |    |     |     |   |   |   |   |   |   |   |   |
|       |                     | 23 |   |   |   |   |   |   | 16 | 1  | 5    |     |    |     |     |    |     | 8   | 7 |   |   |   |   |   |   | 0 |
| JSSET | #n,S,xxxx           | 0  | 0 | 0 | 0 | 1 | 0 | 1 | 1  | T- | 1 1  | С   | )  | D   | D   | D  | D   | D   | 0 | 0 | 1 | 0 | b | b | b | b |
|       |                     |    |   |   |   |   |   |   | A  | ٩b | solu | ite | Αc | ddr | ess | Ex | ten | sio | n |   |   |   |   |   |   |   |
|       |                     |    |   |   |   |   |   |   |    |    |      |     |    |     |     |    |     |     |   |   |   |   |   |   |   | _ |

## **LRA**

## **Load PC-Relative Address**

**LRA** 

Operation Assembler Syntax

 $PC + Rn \rightarrow D$  LRA Rn,D

 $PC + xxxx \rightarrow D$  LRA xxxx,D

### **Instruction Fields**

{Rn} RRR Address register [R0-R7]{D} ddddd Destination address register


[X0,X1,Y0,Y1,A0,B0,A2,B2,A1,B1,A,B,R0–R7,N0–N7] (see

**Table 12-16** on page 12-24)


{xxxx} 24-bit PC Long Displacement

**Description** The PC is added to the specified displacement and the result is stored in destination D. The displacement is a two's-complement 24-bit integer that represents the relative distance from the current PC to the destination PC. Long Displacement and Address Register PC-Relative addressing modes can be used. Note that if D is SSH, the SP is pre-incremented by one.

### **Condition Codes**



Unchanged by the instruction.




LSL

## **Logical Shift Left**

LSL

## **Operation**



## **Assembler Syntax**

LSL D (parallel move) LSL #ii,D LSL S,D

### **Instruction Fields**

| {D}   | D     | Destination accumulator [A,B] (see <b>Table 12-13</b> on page 12-22) |
|-------|-------|--|
| {S}   | sss   | Control register [X0,X1,Y0,Y1,A1,B1] (see <b>Table 12-13</b>         |
|       |       | on page 12-22)   |
| {#ii} | iiiii | 5-bit unsigned integer [0–16] denoting the shift amount              |

## **Description**

- Single-bit shift: Logically shift Bits 47–24 of the destination operand D one bit to the left and store the result in the destination accumulator. Prior to instruction execution, Bit 47 of D is shifted into the carry bit C, and a 0 is shifted into Bit 24 of the destination accumulator D.
- Multi-bit shift: The contents of bits 47–24 of the destination accumulator D are shifted left #ii bits. Bits shifted out of position 47 are lost, except for the last bit that is latched in the Carry bit. Zeros are supplied to the vacated positions on the right. The result is placed into bits 47–24 of the destination accumulator D. The number of bits to shift is determined by the 5-bit immediate field in the instruction, or by the unsigned integer located in the control register S. If a zero shift count is specified, the carry bit is cleared.

This is a 24-bit operation. The remaining bits of the destination accumulator are not affected. The number of shifts should not exceed the value of 24.

# **LSL**

## **Logical Shift Left**

# LSL


### **Condition Codes**

| 7 | 6   | 5 | 4 | 3 | 2 | 1 | 0 |  |  |  |  |  |  |
|---|-----|---|---|---|---|---|---|--|--|--|--|--|--|
| S | L   | Е | U | N | Z | V | С |  |  |  |  |  |  |
| √ | √   | _ | _ | * | * | * | * |  |  |  |  |  |  |
|   | CCR |   |   |   |   |   |   |  |  |  |  |  |  |

- \* N Set if Bit 47 of the result is set.
- \* Z Set if bits 47–24 of the result are 0.
- \* V Always cleared.
- \* C Set if the last bit shifted out of the operand is set, cleared for a shift count of 0, and cleared otherwise.
- $\checkmark$  Changed according to the standard definition.
- Unchanged by the instruction.

## **Example**

LSL #7, A



|     |       | 23                            | 8   | 7    |   |   |   |   |   |   | 0 |
|-----|-------|-------------------------------|-----|------|---|---|---|---|---|---|---|
| LSL | D     | Data Bus Move Field           |     | 0    | 0 | 1 | 1 | D | 0 | 1 | 1 |
|     |       | Optional Effective Address E  | xte | nsic | n |   |   |   |   |   |   |
|     |       |                               |     |      |   |   |   |   |   |   |   |
|     |       | 23 16 15                      | 8   | 7    |   |   |   |   |   |   | 0 |
| LSL | #ii,D | 0 0 0 0 1 1 0 0 0 0 0 1 1 1 1 | 0   | 1    | 0 | i | i | i | i | i | D |
|     |       |                               |     |      |   |   |   |   |   |   |   |
|     |       | 23 16 15                      | 8   | 7    |   |   |   |   |   |   | 0 |
| LSL | S,D   | 0 0 0 0 1 1 0 0 0 0 0 1 1 1 1 | 0   | 0    | 0 | 0 | 1 | s | s | s | D |

**LSR** 

## **Logical Shift Right**

**LSR** 

### **Operation**



## **Assembler Syntax**

LSR D (parallel move) LSR #ii,D LSR S.D

### **Instruction Fields**

| {D}   | D     | Destination accumulator [A,B] (see <b>Table 12-13</b> on page 12-22) |
|-------|-------|--|
| {S}   | sss   | Control register [X0,X1,Y0,Y1,A1,B1] (see <b>Table 12-13</b>         |
|       |       | on page 12-22)   |
| {#ii} | iiiii | 5-bit unsigned integer [0–23] denoting the shift amount              |

## **Description**

- Single-bit shift: Logically shift bits 47–24 of the destination operand D one bit to the right and store the result in the destination accumulator. Prior to instruction execution, Bit 24 of D is shifted into the Carry bit (C), and a 0 is shifted into Bit 47 of the destination accumulator D.
- Multi-bit shift: The contents of bits 47–24 of the destination accumulator D are shifted right #ii bits. Bits shifted out of position 16 are lost except for the last bit that is latched in the C bit. Zeroes are supplied to the vacated positions on the left. The result is placed into bits 47–24 of the destination accumulator D. The number of bits to shift is determined by the 5-bit immediate field in the instruction, or by the unsigned integer located in the control register S. If a zero shift count is specified, the C bit is cleared.

This is a 24-bit operation. The remaining bits of the destination register are not affected. The number of shifts should not exceed the value of 24.

# **LSR**

## **Logical Shift Right**

**LSR** 


### **Condition Codes**

| s | 6   | 5<br>E | 4 | 3 | 2 | , , , , , , , , , , , , , , , , , , , | С |  |  |  |  |  |  |
|---|-----|--------|---|---|---|---------------------------------------|---|--|--|--|--|--|--|
| 3 | L   |        | U | N |   | V                                     |   |  |  |  |  |  |  |
| √ | √   | _      | _ | * | * | *                                     | * |  |  |  |  |  |  |
|   | CCR |        |   |   |   |                                       |   |  |  |  |  |  |  |

- \* N Set if Bit 47 of the result is set.
- \* Z Set if Bits 47–24 of the result are 0.
- \* V Always cleared.
- \* C Set if the last bit shifted out of the operand is set, cleared for a shift count of zero, and cleared otherwise.
- √ Changed according to the standard definition.
- Unchanged by the instruction.

## **Example**

LSR X0,B



|     |       | 23                            | 8   | 7    |   |   |   |   |   |   | 0 |
|-----|-------|-------------------------------|-----|------|---|---|---|---|---|---|---|
| LSR | D     | Data Bus Move Field           |     | 0    | 0 | 1 | 0 | D | 0 | 1 | 1 |
|     |       | Optional Effective Address E  | xte | nsic | n |   |   |   |   |   |   |
|     |       | 23 16 15                      | 8   | 7    |   |   |   |   |   |   | 0 |
| LSR | #ii,D | 0 0 0 0 1 1 0 0 0 0 0 1 1 1 1 | 0   | 1    | 1 | i | i | i | i | i | D |
|     |       | 23 16 15                      | 8   | 7    |   |   |   |   |   |   | ٥ |
|     |       | 23 10 13                      | 0   |      |   |   |   |   |   |   |   |
| LSR | S,D   | 0 0 0 0 1 1 0 0 0 0 0 1 1 1 1 | 0   | 0    | 0 | 1 | 1 | S | S | S | D |

**LUA** 

## **Load Updated Address**

**LUA** 

Operation Assembler Syntax

ea  $\rightarrow$  D (No update performed) LUA ea,D Rn + aa  $\rightarrow$  D LUA (Rn + aa),D ea  $\rightarrow$  D (No update performed) LEA ea,D Rn + aa  $\rightarrow$  D LEA (Rn + aa),D

#### Instruction Fields

| MMRRR   | Effective address (see <b>Table 12-13</b> on page 12-22)    |
|---------|---|
| ddddd   | Destination address register                                |
|         | [X0,X1,Y0,Y1,A0,B0,A2,B2,A1,B1,A,B,R0–R7,N0–N7] (see        |
|         | <b>Table 12-16</b> on page 12-24)                           |
| dddd    | Destination address register [R0–R7,N0–N7] (see Table 12-16 |
|         | on page 12-24)  |
| aaaaaaa | 7-bit sign extended short displacement address              |
| RRR     | Source address register [R0–R7]                             |
|         | dddd<br>aaaaaaa   |

**Note:** RRR refers to a source address register (R0–R7), while dddd/ddddd refer to a destination address register (R0–R7 or N0–N7).

**Description** Load the updated address into the destination address register D. The source address register and the update mode used to compute the updated address are specified by the effective address (ea). Only the following addressing modes can be used: Post + N, Post - N, Post + 1, Post - 1. Note that the source address register specified in the effective address is not updated. This is the only case where an address register is not updated, although stated otherwise in the effective address mode bits.

#### **Condition Codes**

| 7 | 6 | 5 | 4  | 3  | 2 | 1 | 0 |
|---|---|---|----|----|---|---|---|
| S | L | Е | U  | N  | Z | V | С |
| _ | _ |   | _  |    | _ | _ | _ |
|   |   |   | CC | CR |   |   |   |

Unchanged by the instruction.

# **LUA**

## **Load Updated Address**

**LUA** 

## **Instruction Formats and opcode**

|                     | 23 |   |   |   |   |   |   | 16 | 15 |   |   |   |   |   |   | 8 | 7 |   |   |   |   |   |   | 0 |
|---------------------|----|---|---|---|---|---|---|----|----|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| LUA/LEA ea,D        | 0  | 0 | 0 | 0 | 0 | 1 | 0 | 0  | 0  | 1 | 0 | М | М | R | R | R | 0 | 0 | 0 | d | d | d | d | d |
|                     |    |   |   |   |   |   |   |    |    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
|                     | 23 |   |   |   |   |   |   | 16 | 15 |   |   |   |   |   |   | 8 | 7 |   |   |   |   |   |   | 0 |
| LUA/LEA (Rn + aa),D | 0  | 0 | 0 | 0 | 0 | 1 | 0 | 0  | 0  | 0 | а | а | а | R | R | R | а | а | а | а | d | d | d | d |

**Note:** LEA is a synonym for LUA. The simulator on-line disassembly translates the opcodes into LUA.

## **MAC**

## **Signed Multiply Accumulate**

**MAC** 

## Operation

## **Assembler Syntax**

| $D \pm (S1 * 2^{-n}) \rightarrow D$ ( <b>no</b> parallel move) | MAC | (土)S,#n,D ( <b>no</b> parallel move) |
|--|-----|--------------------------------------|
| D $\pm$ S1 * S2 $\rightarrow$ D (parallel move)                | MAC | (土)S2,S1,D (parallel move)           |
| D $\pm$ S1 * S2 $\rightarrow$ D (parallel move)                | MAC | (土)S1,S2,D (parallel move)           |

## **Instruction Formats and opcodes 1**


| MAC (±)S1,S2,D |  |
|----------------|--|
| MAC (±)S2,S1,D |  |

| 23 | 16 15 8                         | 7  |    |   |   |   |   |   | 0 |
|----|---------------------------------|----|----|---|---|---|---|---|---|
|    | Data Bus Move Field             | 1  | Q  | Q | Q | d | k | 1 | 0 |
|    | Optional Effective Address Exte | ns | on |   |   |   |   |   |   |

### **Instruction Fields**

| {S1,S2}             | QQQ | Source registers S1,S2   |
|---------------------|-----|--|
|                     |     | [X0*X0,Y0*Y0,X1*X0,Y1*Y0,X0*Y1,Y0*X0,X1*Y0,Y1*X1]                    |
|                     |     | (see <b>Table 12-16</b> on page 12-24)                               |
| {D}                 | d   | Destination accumulator [A,B] (see <b>Table 12-16</b> on page 12-24) |
| <b>{</b> ± <b>}</b> | k   | Sign [+,-] (see <b>Table 12-16</b> on page 12-24)                    |

## Instruction Formats and opcode 2



#### **Instruction Fields**

| {S}  | QQ   | Source register [Y1,X0,Y0,X1]] (see <b>Table 12-16</b> on page 12-24) |
|------|------|---|
| {D}  | d    | Destination accumulator [A,B] (see <b>Table 12-13</b> on page 12-22)  |
| {±}  | k    | Sign [+,-] (see <b>Table 12-16</b> on page 12-24)                     |
| {#n} | ssss | Immediate operand (see <b>Table 12-16</b> on page 12-24)              |

**Description** Multiply the two signed 24-bit source operands S1 and S2 (**or** the signed 24-bit source operand S by the positive 24-bit immediate operand 2<sup>-n</sup>) and add/subtract the product to/from the specified 56-bit destination accumulator D. The "–" sign option is used to negate the specified product prior to accumulation. The default sign option is "+".

# **MAC**

## **Signed Multiply Accumulate**

**MAC** 

Note that when the processor is in the Double Precision Multiply mode, the following instructions do not execute in the normal way and should only be used as part of the double precision multiply algorithm:

MAC X1, Y0, AMAC X1, Y0, B

MAC X0, Y1, AMAC X0, Y1, B

MAC Y1, X1, AMAC Y1, X1, B

## **Condition Codes**

| 7 | 6 | 5 | 4 | 3  | 2 | 1 | 0 |
|---|---|---|---|----|---|---|---|
| S | L | Е | U | N  | Z | ٧ | С |
| √ | V | √ | √ | V  | √ | √ | _ |
|   |   |   | C | CR |   |   |   |

- √ Changed according to the standard definition.
- Unchanged by the instruction.

MACI MACI

## **Signed Multiply Accumulate With Immediate Operand**

## Operation

## **Assembler Syntax**

 $D \pm \#xxxx*S \rightarrow D$ 


MACI  $(\pm)$ #xxxx,S,D

### **Instruction Fields**

| {S}     | qq | Source register [X0,Y0,X1,Y1] (see <b>Table 12-16</b> on page 12-24) |
|---------|----|--|
| {D}     | d  | Destination accumulator [A,B] (see <b>Table 12-13</b> on page 12-22) |
| {±}}    | k  | Sign [+,-] (see <b>Table 12-16</b> on page 12-24)                    |
| #xxxxxx |    | 24-bit Immediate Long Data extension word                            |

**Description** Multiply the two signed 24-bit source operands #xxxx and S and add/subtract the product to/from the specified 56-bit destination accumulator D. The "–" sign option is used to negate the specified product prior to accumulation. The default sign option is "+".


### **Condition Codes**



- $\checkmark$  Changed according to the standard definition.
- Unchanged by the instruction.

## **Instruction Formats and opcode**

MACI (±)#xxxx,S,D



# MAC(su,uu)

# MAC(su,uu)

## **Mixed Multiply Accumulate**

## Operation Assembler Syntax

D  $\pm$ S1 \* S2  $\rightarrow$  D (S1 unsigned, S2 unsigned) MACuu ( $\pm$ )S1,S2,D (no parallel move)


D  $\pm$ S1 \* S2  $\rightarrow$  D (S1 signed, S2 unsigned) MACsu ( $\pm$ )S2,S1,D (no parallel move)

### **Instruction Fields**


| <b>{S1,S2}</b> | QQQQ | Source registers S1,S2 [all combinations of X0,X1,Y0 and Y1]         |
|----------------|------|--|
|                |      | (see <b>Table 12-16</b> on page 12-24)                               |
| {D}            | d    | Destination accumulator [A,B] (see <b>Table 12-13</b> on page 12-22) |
| {±}            | k    | Sign [+,-] (see <b>Table 12-16</b> on page 12-24)                    |
| {s}            |      | [ss,us] (see <b>Table 12-16</b> on page 12-24)                       |

**Description** Multiply the two 24-bit source operands S1 and S2 and add/subtract the product to/from the specified 56-bit destination accumulator D. One or two of the source operands can be unsigned. The "–" sign option is used to negate the specified product prior to accumulation. The default sign option is "+".

## **Condition Codes**



- √ Changed according to the standard definition.
- Unchanged by the instruction.




# MACR Signed Multiply Accumulate and Round MACR

## **Operation**

## **Assembler Syntax**

| D $\pm$ S1 * S2 + r $\rightarrow$ D (parallel move)                | MACR | (土)S1,S2,D (parallel move)           |
|--|------|--------------------------------------|
| D $\pm$ S1 * S2 + r $\rightarrow$ D (parallel move)                | MACR | (土)S2,S1,D (parallel move)           |
| $D \pm (S1 * 2^{-n}) + r \rightarrow D$ ( <b>no</b> parallel move) | MACR | (土)S,#n,D ( <b>no</b> parallel move) |

## **Instruction Formats and opcodes 1**



| 23 | 16 15 8                         | 7 |   |   |   |   |   |   | 0 |
|----|---------------------------------|---|---|---|---|---|---|---|---|
|    | Data Bus Move Field             | 1 | Q | Q | Q | d | k | 1 | 1 |
|    | Optional Effective Address Exte |   |   |   |   |   |   |   |   |

### **Instruction Fields**

| {S1,S2}             | QQQ | Source registers S1,S2 [X0*X0,Y0*Y0,X1*X0,Y1*Y0,X0*Y1,Y0*X0,X1*Y0,Y1*X1] |
|---------------------|-----|--|
|                     |     | (see <b>Table 12-16</b> on page 12-24)                                   |
| {D}                 | d   | Destination accumulator [A,B] (see <b>Table 12-13</b> on page 12-22)     |
| <b>{</b> ± <b>}</b> | k   | Sign [+,-] (see <b>Table 12-16</b> on page 12-24)                        |

## **Instruction Formats and opcode 2**

|      |           | 23 |   |   |   |   |   |   | 16 | 15 |   |   |   |   |   |   | 8 | 7 |   |   |   |   |   |   | 0 |
|------|-----------|----|---|---|---|---|---|---|----|----|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| MACR | (土)S,#n,D | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 1  | 0  | 0 | 0 | 0 | 3 | s | s | s | 1 | 1 | Q | Q | d | k | 1 | 1 |

#### **Instruction Fields**

| {S}  | QQ   | Source register [Y1,X0,Y0,X1] (see <b>Table 12-16</b> on page 12-24) |
|------|------|--|
| {D}  | d    | Destination accumulator [A,B] (see <b>Table 12-13</b> on page 12-22) |
| {±}  | k    | Sign [+,-] (see <b>Table 12-16</b> on page 12-24)                    |
| {#n} | SSSS | Immediate operand (see <b>Table 12-16</b> on page 12-24)             |

Description Multiply the two signed 24-bit source operands S1 and S2 (or the signed 24-bit source operand S by the positive 24-bit immediate operand 2<sup>-n</sup>), add/subtract the product to/from the specified 56-bit destination accumulator D, and round the result using either convergent or two's-complement rounding. The rounded result is stored in destination accumulator D. The "–" sign option negates the specified product prior to accumulation. The default sign option is "+." The LSB of the result is rounded into the upper portion of the destination accumulator. Once rounding is complete, the LSBs of

# MACR

# Signed Multiply Accumulate and Round MACR

destination accumulator D are loaded with 0s to maintain an unbiased accumulator value that the next instruction can reuse. The upper portion of the accumulator contains the rounded result that can be read out to the data buses. Refer to the RND instruction for details on the rounding process.

### **Condition Codes**

| 7 | 6 | 5 | 4 | 3  | 2 | 1 | 0 |
|---|---|---|---|----|---|---|---|
| S | L | Е | U | N  | Z | V | С |
| V | √ | √ | √ | √  | √ | √ | _ |
|   |   |   | C | CR |   |   |   |

- $\sqrt{\phantom{a}}$  Changed according to the standard definition.
- Unchanged by the instruction.

MACRI MACRI

## **Signed MAC and Round With Immediate Operand**

## Operation Assembler Syntax


 $D \pm \#xxxxxx * S \rightarrow D$  MACRI  $(\pm)\#xxxxxx,S,D$ 

#### Instruction Fields

| {S}          | qq | Source register [X0,Y0,X1,Y1] (see <b>Table 12-16</b> on page 12-24) |
|--------------|----|--|
| {D}          | d  | Destination accumulator [A,B] (see <b>Table 12-13</b> on page 12-22) |
| <u>{±}</u> } | k  | Sign [+,-] (see <b>Table 12-16</b> on page 12-24)                    |
| #xxxx        |    | 24-bit Immediate Long Data extension word                            |


Description Multiply the two signed 24-bit source operands #xxxx and S, add/subtract the product to/from the specified 56-bit destination accumulator D, and then round the result using either convergent or two's-complement rounding. The rounded result is stored in the destination accumulator D. The "—" sign option negates the specified product prior to accumulation. The default sign option is "+". The contribution of the LSBs of the result is rounded into the upper portion of the destination accumulator. Once rounding is complete, the LSBs of the destination accumulator D are loaded with 0s to maintain an unbiased accumulator value that the next instruction can reuse. The upper portion of the accumulator contains the rounded result that can be read out to the data buses. Refer to the RND instruction for details on the rounding process.

#### **Condition Codes**



- √ Changed according to the standard definition.
- Unchanged by the instruction.

## Instruction Formats and opcode



## **MAX**

## **Transfer by Signed Value**



**Operation** 

**Assembler Syntax** 

If  $B - A \leq 0$  then  $A \rightarrow B$ 

MAX A,B (parallel move)

**Description** Subtract the signed value of the source accumulator from the signed value of the destination accumulator. If the difference is negative or 0,  $(A \ge B)$  then transfer the source accumulator to destination accumulator. Otherwise, do not change the destination accumulator. This is a 56-bit operation. Note that the Carry bit signifies a transfer has been performed.

## **Condition Codes**

| 7 | 6        | 5 | 4 | 3  | 2 | 1 | 0 |
|---|----------|---|---|----|---|---|---|
| S | L        | E | U | N  | Z | V | С |
| V | <b>√</b> |   | _ |    |   | _ | * |
|   |          |   | C | CR |   |   |   |

- \* C This bit is cleared if the conditional transfer is performed, and set otherwise.
- √ Changed according to the standard definition.
- Unchanged by the instruction.

## **Instruction Formats and opcodes**

MAX A, B

| 23 | 16 15 8                          | 7    |   |   |   |   |   |   | 0 |
|----|----------------------------------|------|---|---|---|---|---|---|---|
|    | Data Bus Move Field              | 0    | 0 | 0 | 1 | 1 | 1 | 0 | 1 |
|    | Optional Effective Address Exter | ารic | n |   |   |   |   |   |   |

# **MAXM**

## **Transfer by Magnitude**

**MAXM** 

**Operation** 

**Assembler Syntax** 

If  $|B| - |A| \le 0$  then  $A \to B$ 

MAXM A,B (parallel move)

**Description** Subtract the absolute value (magnitude) of the source accumulator from the absolute value of the destination accumulator. If the difference is negative or 0 ( $|A| \ge |B|$ ), then transfer the source accumulator to the destination accumulator. Otherwise, do not change the destination accumulator. This is a 56-bit operation. Note that the Carry bit (C) signifies a transfer has been performed.

## **Condition Codes**

| 7        | 6 | 5 | 4  | 3  | 2 | 1 | 0 |
|----------|---|---|----|----|---|---|---|
| S        | L | Е | U  | N  | Z | V | С |
| <b>√</b> | √ | _ | _  | _  | _ | _ | * |
|          |   |   | CC | CR |   |   |   |

- \* C This bit is cleared if the conditional transfer was performed, and set otherwise.
- √ Changed according to the standard definition.
- Unchanged by the instruction.

## **Instruction Formats and Opcodes**

MAXM A, B

| 23 | 16 15 8                |          |      |   |   |   |   |   |   | 0 |
|----|------------------------|----------|------|---|---|---|---|---|---|---|
|    | Data Bus Move Field    |          | 0    | 0 | 0 | 1 | 0 | 1 | 0 | 1 |
|    | Optional Effective Add | ess Exte | nsic | n |   |   |   |   |   |   |

## **MERGE**

## **Merge Two Half Words**

## **MERGE**

**Operation** 

**Assembler Syntax** 

 ${S[7:0],D[35:24]} \rightarrow D[47:24]$ 

MERGE S,D

#### **Instruction Fields**

Destination accumulator [A,B] (see **Table 12-13** on page 12-22)

Source register [X0,X1,Y0,Y1,A1,B1] (see **Table 12-16** on page 12-24)

**Description** The contents of bits 11–0 of the source register are concatenated to the contents of bits 35–24 of the destination accumulator. The result is stored in the destination accumulator. This instruction is a 24-bit operation. The remaining bits of the destination accumulator D are not affected.

## Note:

- 1. MERGE can be used in conjunction with EXTRACT or INSERT instructions to concatenate width and offset fields into a control word.
- **2.** In Sixteen-bit Arithmetic mode, the contents of bits 15-8 of the source register are concatenated with the contents of bits 39-32 of the destination accumulator. The result is placed in bits 47-32 of the destination accumulator.

#### **Condition Codes**

| 7 | 6 | 5 | 4  | 3  | 2 | 1 | 0 |
|---|---|---|----|----|---|---|---|
| S | L | Е | U  | N  | Z | V | С |
| _ |   |   | _  | *  | * | * | _ |
|   |   |   | CC | CR |   |   |   |


- \* N Set if bit 47 of the result is set.
- \* Z Set if bits 47–24 of the result are 0.
- \* V Always cleared.
- Unchanged by the instruction.

# **MERGE**


## **Merge Two Half Words**

# **MERGE**

## **Example**



## **Instruction Formats and Opcodes**



# MOVE Move Data MOVE

The DSP56300 (family) core provides a set of MOVE instructions. **Table 12-14** lists these instructions, which are fully described in the following pages.

Table 12-14. Move Instructions

| Instruction | Description                     | Page        |
|-------------|---------------------------------|-------------|
| MOVE        | Move Data                       | page 12-110 |
|             | NO Parallel Data Move           | page 12-112 |
| I           | Immediate Short Data Move       | page 12-113 |
| R           | Register-to-Register Data Move  | page 12-116 |
| U           | Address Register Update         | page 12-117 |
| X:          | X Memory Data Move              | page 12-118 |
| X: R        | X Memory and Register Data Move | page 12-120 |
| Y           | Y Memory Data Move              | page 12-122 |
| R: Y        | Register and Y Memory Data Move | page 12-124 |
| L:          | Long Memory Data Move           | page 12-126 |
| X: Y        | X Memory Data Move              | page 12-128 |

MOVE Move Data MOVE

**Operation** 

**Assembler Syntax** 

 $S \rightarrow D$ 

MOVE S,D

**Description** Move the contents of the specified data source S to the specified destination D. This instruction is equivalent to a Data ALU NOP with a parallel data move.

#### **Condition Codes**

| 7   | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
|-----|---|---|---|---|---|---|---|--|
| S   | L | Е | U | N | Z | V | С |  |
| √   | √ | _ | _ | _ | _ | _ | _ |  |
| CCR |   |   |   |   |   |   |   |  |

- $\sqrt{\phantom{a}}$  Changed according to the standard definition.
- Unchanged by the instruction.

## **Instruction Formats and Opcodes**

MOVE S,D

| 23                                   | 16 15               | 8 | 7 |   |   |   |   |   |   | 0 |
|--------------------------------------|---------------------|---|---|---|---|---|---|---|---|---|
|                                      | Data Bus Move Field |   | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Optional Effective Address Extension |                     |   |   |   |   |   |   |   |   |   |

## Instruction Fields/

Parallel Move Description Thirty of the sixty-two instructions allow an optional parallel data bus movement over the X and/or Y data bus. This allows a Data ALU operation to be executed in parallel with up to two data bus moves during the instruction cycle. Ten types of parallel moves are permitted, including register-to-register moves, register-to-memory moves, and memory-to-register moves. However, not all addressing modes are allowed for each type of memory reference. The following section contains detailed descriptions about each type of parallel move operation.

## **NO Parallel Data Move**

**Operation** 

**Assembler Syntax** 


(. . .)

(. . .)

where ( . . . ) refers to any arithmetic or logical instruction that allows parallel moves

**Description** Many instructions in the instruction set allow parallel moves. The parallel moves have been divided into ten opcode categories. This category is a parallel move NOP and does not involve data bus move activity.

## **Condition Codes**



Unchanged by the instruction.

## **Instruction Formats and Opcodes**

**Instruction Format** (defined by instruction)

## **Immediate Short Data Move**

Operation

**Assembler Syntax** 

 $(\ldots), \#xx \rightarrow D$ 

( . . . ) #xx,D

where ( . . . ) refers to any arithmetic or logical instruction that allows parallel moves

#### Instruction Fields

{#xx} iiiiiiii 8-bit Immediate Short Data

**{D} ddddd** Destination register

[X0,X1,Y0,Y1,A0,B0,A2,B2,A1,B1,A,B,R0–R7,N0–N7] (see **Table** 

**12-13** on page 12-22)

**Description** Move the 8-bit immediate data value (#xx) into the destination operand D. If the destination register D is A0, A1, A2, B0, B1, B2, R0–R7, or N0–N7, the 8-bit immediate short operand is interpreted as an *unsigned integer* and is stored in the specified destination register. That is, the 8-bit data is stored in the eight LSBs of the destination operand and the remaining bits of the destination operand D are zeroed. If the destination register D is X0, X1, Y0, Y1, A, or B, the 8-bit immediate short operand is interpreted as a *signed fraction* and is stored in the specified destination register. That is, the 8-bit data is stored in the eight MSBs of the destination operand and the remaining bits of the destination operand D are zeroed.

If the arithmetic or logical opcode-operand portion of the instruction specifies a given destination accumulator, that same accumulator or portion of that accumulator cannot be specified as a destination D in the parallel data bus move operation. Thus, if the opcode-operand portion of the instruction specifies the 56-bit A accumulator as its destination, the parallel data bus move portion of the instruction cannot specify A0, A1, A2, or A as its destination D. Similarly, if the opcode-operand portion of the instruction specifies the 56-bit B accumulator as its destination, the parallel data bus move portion of the instruction cannot specify B0, B1, B2, or B as its destination D. That is, duplicate destinations are *not* allowed within the same instruction.

#### **Condition Codes**

| 7   | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
|-----|---|---|---|---|---|---|---|--|
| S   | L | E | U | N | Z | V | С |  |
| _   | _ | _ | _ | _ | _ | _ | _ |  |
| CCR |   |   |   |   |   |   |   |  |

Unchanged by the instruction.

## **Immediate Short Data Move**

## **Instruction Formats and Opcodes**

(...) #xx,D 0 1 d d d d d i i i i i i i i

| 1 | 3- | 1 | 1 | 4 |
|---|----|---|---|---|

Instruction opcode

R

# **Register-to-Register Data Move**

R

**Operation** 

**Assembler Syntax** 

 $(\ldots); S \rightarrow D$ 

( . . . ) S,D

where ( . . . ) refers to any arithmetic or logical instruction that allows parallel moves.

#### Instruction Fields

Description Move the source register S to the destination register D. If the arithmetic or logical opcode-operand portion of the instruction specifies a given destination accumulator, that same accumulator or portion of that accumulator cannot be specified as a destination D in the parallel data bus move operation. Thus, if the opcode-operand portion of the instruction specifies the 56-bit A accumulator as its destination, the parallel data bus move portion of the instruction cannot specify A0, A1, A2, or A as its destination D. Similarly, if the opcode-operand portion of the instruction specifies the 56-bit B accumulator as its destination, the parallel data bus move portion of the instruction cannot specify B0, B1, B2, or B as its destination D. That is, duplicate destinations are *not* allowed within the same instruction.


If the opcode-operand portion of the instruction specifies a given source or destination register, that same register or portion of that register can be used as a source S in the parallel data bus move operation. This allows data to be moved in the same instruction in which a Data ALU operation is using it as a source operand. That is, duplicate sources are allowed within the same instruction. Note that the MOVE A,B operation results in a 24-bit positive or negative saturation constant being stored in the B1 portion of the B accumulator if the signed integer portion of the A accumulator is in use.

# R

# Register-to-Register Data Move

# R

### **Condition Codes**



- $\sqrt{\phantom{a}}$  Changed according to the standard definition.
- Unchanged by the instruction.

# **Instruction Formats and Opcodes**

| 23 |   |   |   |   |   |   | 16 | 15 |   |   |   |   |   |   | 8 | 7 |                    | 0 |
|----|---|---|---|---|---|---|----|----|---|---|---|---|---|---|---|---|--------------------|---|
| 0  | 0 | 1 | 0 | 0 | 0 | е | е  | е  | е | е | d | d | d | d | d |   | Instruction opcode |   |

U

# **Address Register Update**



Operation

**Assembler Syntax** 

( . . . ); eafiRn

( . . . ) ea

where ( . . . ) refers to any arithmetic or logical instruction that allows parallel moves


### **Instruction Fields**

{ea} MMRRR

Effective Address (see **Table 12-13** on page 12-22)

**Description** Update the specified address register according to the specified effective addressing mode. All update addressing modes can be used.

### **Condition Codes**



Unchanged by the instruction.

## **Instruction Formats and Opcodes**

( . . . ) ea

| 23 |   |   |   |   |   |   | 16 | 15 |   |   |   |   |   |   | 8 | 7 |                    | 0 |
|----|---|---|---|---|---|---|----|----|---|---|---|---|---|---|---|---|--------------------|---|
| 0  | 0 | 1 | 0 | 0 | 0 | 0 | 0  | 0  | 1 | 0 | М | М | R | R | R |   | Instruction opcode |   |

X:

# **X Memory Data Move**

X:

## **Operation**

## $(\ldots)$ ; X:ea $\rightarrow$ D

$$(\ldots)$$
; X:aa  $\rightarrow$  D  $(\ldots)$ ; S  $\rightarrow$  X:ea

$$X:(Rn + xxx) \rightarrow D$$

$$X:(Rn + xxxx) \rightarrow D$$

$$D \rightarrow X:(Rn + xxx)$$

$$D \rightarrow X:(Rn + xxxx)$$

### **Assembler Syntax**

MOVE 
$$X:(Rn + xxx),D$$

MOVE 
$$X:(Rn + xxxx),D$$

MOVE 
$$D,X:(Rn + xxx)$$

MOVE 
$$D,X:(Rn + xxxx)$$

where (...) refers to any arithmetic or logical instruction that allows parallel moves.

### **Instruction Formats and Opcodes 1**

| ( | ) X:ea,D    |
|---|-------------|
| ( | ) S,X:ea    |
| ( | ) #yyyyyy D |

| 1 | • | • | • | , | 0,71.04   |
|---|---|---|---|---|-----------|
| ( |   |   |   | ) | #xxxxxx,D |

| ( |  | ) | X:aa,D |
|---|--|---|--------|
| ( |  | ) | S,X:aa |

| 23 |   |   |   |   |   |   | 16   | 15  |     |      |    |     |     |     | 8   | 7 0                |
|----|---|---|---|---|---|---|------|-----|-----|------|----|-----|-----|-----|-----|--------------------|
| 0  | 1 | d | d | 0 | d | d | d    | W   | 1   | М    | М  | М   | R   | R   | R   | Instruction opcode |
|    |   |   |   |   |   | 0 | otio | nal | Eff | ecti | ve | Add | res | s E | xte | nsion              |

#### **Instruction Fields**

Effective Address (see **Table 12-13** on page 12-22)

W

Read S / Write D bit (see **Table 12-16** on page 12-24)

{S,D} ddddd Source/Destination registers

[X0,X1,Y0,Y1,A0,B0,A2,B2,A1,B1,A,B,R0–R7,N0–N7] (see

**Table 12-13** on page 12-22)

{aa} aaaaaa 6-bit Absolute Short Address

### **Instruction Formats and Opcodes 2**

| 23 |   |   |   |   |   |   | 16 | 15 |    |      |      |      |      |    | 8   | 7 |   |   |   |   |   |   | 0 |
|----|---|---|---|---|---|---|----|----|----|------|------|------|------|----|-----|---|---|---|---|---|---|---|---|
| 0  | 0 | 0 | 0 | 1 | 0 | 1 | 0  | 0  | 1  | 1    | 1    | 0    | R    | R  | R   | 1 | W | D | D | D | D | D | D |
|    |   |   |   |   |   |   |    | Rn | Re | lati | ve I | Disp | olac | em | ent |   |   |   |   |   |   |   |   |

MOVE 
$$X:(Rn + xxx),D$$
  
MOVE  $S,X:(Rn + xxx)$ 

# **X Memory Data Move**

X:

#### Instruction Fields

|       | W       | Read S / Write D bit (see <b>Table 12-16</b> on page 12-24)     |
|-------|---------|---|
| {xxx} | aaaaaaa | 7-bit sign extended Short Displacement Address                  |
| {Rn}  | RRR     | Address register (R0–R7)  |
| {D}   | DDDD    | Source/Destination registers                                    |
|       |         | [X0,X1,Y0,Y1,A0,B0,A2,B2,A1,B1,A,B] (see <b>Table 12-16</b>     |
|       |         | on page 12-24)  |
| {S,D} | DDDDDD  | Source/Destination registers [all on-chip registers] (see Table |
|       |         | <b>12-13</b> on page 12-22)                                     |

Description Move the specified word operand from/to X memory. All memory addressing modes can be used, including absolute addressing and 24-bit immediate data. Absolute short addressing can also be used. If the arithmetic or logical opcode-operand portion of the instruction specifies a given destination accumulator, that same accumulator or portion of that accumulator cannot be specified as a destination D in the parallel data bus move operation. Thus, if the opcode-operand portion of the instruction specifies the 56-bit A accumulator as its destination, the parallel data bus move portion of the instruction cannot specify A0, A1, A2, or A as its destination D. Similarly, if the opcode-operand portion of the instruction specifies the 56-bit B accumulator as its destination, the parallel data bus move portion of the instruction cannot specify B0, B1, B2, or B as its destination D. That is, duplicate destinations are *not* allowed within the same instruction.

If the opcode-operand portion of the instruction specifies a given source or destination register, that same register or portion of that register can be used as a source S in the parallel data bus move operation. This allows data to be moved in the same instruction in which it is being used as a source operand by a Data ALU operation. That is, duplicate sources are allowed within the same instruction. As a result of the MOVE A,X:ea operation, a 24-bit positive or negative saturation constant is stored in the specified 24-bit X memory location if the signed integer portion of the A accumulator is in use.

## **Condition Codes**

| 7 | 6 | 5 | 4 | 3  | 2 | 1 | 0 |
|---|---|---|---|----|---|---|---|
| S | L | Е | U | N  | Z | V | С |
| √ | √ | _ | _ | _  | _ | _ | _ |
|   |   |   | C | CR |   |   |   |

- $\checkmark$  Changed according to the standard definition.
- Unchanged by the instruction.

# X:R

# **X Memory and Register Data Move**

X:R

## **Operation**

## **Assembler Syntax**

B,X:ea X0,B

(...)

| Class I ( ); X:ea $\rightarrow$ D1; S2 $\rightarrow$ D2 | () | X:ea,D1 S2,D2    |
|---|----|------------------|
| ( ); S1 $ ightarrow$ X:ea; S2 $ ightarrow$ D2           | () | S1,X:ea S2,D2    |
| $(\dots); \#xxxxxx \rightarrow D1;  S2 \rightarrow D2$  | () | #xxxxxx,D1 S2,D2 |
| Class II ( ); $A \rightarrow X:ea; X0 \rightarrow A$    | () | A,X:ea X0,A      |

where ( . . . ) refers to any arithmetic or logical instruction that allows parallel moves

## **Class I Instruction Formats and Opcodes**


| ( ) X:ea,D1 S2,D2  | 23 |   |   |   |   |   |   | 16   | 15  |     |      |    |     |      |     | 8   | 7 0                |
|--------------------|----|---|---|---|---|---|---|------|-----|-----|------|----|-----|------|-----|-----|--------------------|
| ( ) S1,X:ea S2, D2 | 0  | 0 | 0 | 1 | f | f | d | F    | W   | 0   | М    | М  | М   | R    | R   | R   | Instruction opcode |
| ( ) #xxxx,D1 S2,D2 |    |   |   |   |   |   | O | ptio | nal | Eff | ecti | ve | Add | dres | s E | xte | nsion              |

### **Instruction Fields**

( . . . );  $B \rightarrow X:ea; X0 \rightarrow B$ 

| {ea}        | MMMRRR | Effective Address (see <b>Table 12-13</b> on page 12-22)         |
|-------------|--------|--|
|             | W      | Read S1/Write D1 bit (see <b>Table 12-16</b> on page 12-24)      |
| {S1,D1}     | ff     | S1/D1 register [X0,X1,A,B] (see <b>Table 12-16</b>               |
|             |        | on page 12-24)   |
| <b>{S2}</b> | d      | S2 accumulator [A,B] (see <b>Table 12-13</b> on page 12-22)      |
| {D2}        | F      | D2 input register [Y0,Y1] (see <b>Table 12-16</b> on page 12-24) |

## **Class II Instruction Formats and Opcodes**



#### **Instruction Fields**

| {ea} | MMMRRR | Effective Address (see <b>Table 12-13</b> on page 12-22) |
|------|--------|--|
|      | d      | Move opcode (see <b>Table 12-16</b> on page 12-24)       |

X:R

### **Description**

- Class I: Move a one-word operand from/to X memory and move another word operand from an accumulator (S2) to an input register (D2). All memory addressing modes, including absolute addressing and 24-bit immediate data, can be used. The register-to-register move (S2,D2) allows a Data ALU accumulator to be moved to a Data ALU input register for use as a Data ALU operand in the following instruction.
- Class II: Move one-word operand from a Data ALU accumulator to X memory and one-word operand from Data ALU register X0 to a Data ALU accumulator. One effective address is specified. All memory addressing modes except long absolute addressing and long immediate data can be used.

For both Class I and Class II X:R parallel data moves, if the arithmetic or logical opcode-operand portion of the instruction specifies a given destination accumulator, that same accumulator or portion of that accumulator cannot be specified as a destination D1 in the parallel data bus move operation. Thus, if the opcode-operand portion of the instruction specifies the 40-bit A accumulator as its destination, the parallel data bus move portion of the instruction cannot specify A0, A1, A2, or A as its destination D1. Similarly, if the opcode-operand portion of the instruction specifies the 56-bit B accumulator as its destination, the parallel data bus move portion of the instruction cannot specify B0, B1, B2, or B as its destination D1. That is, duplicate destinations are *not* allowed within the same instruction. If the opcode-operand portion of the instruction specifies a given source or destination register, that same register or portion of that register can be used as a source S1 and/or S2 in the parallel data bus move operation. This allows data to be moved in the same instruction in which a Data ALU operation is using it as a source operand. That is, duplicate sources are allowed within the same instruction—S1 and S2 can specify the same register.

#### **Condition Codes**

| 7 | 6   | 5 | 4 | 3 | 2 | 1 | 0 |  |  |  |  |  |  |
|---|-----|---|---|---|---|---|---|--|--|--|--|--|--|
| S | L   | Е | U | N | Z | V | С |  |  |  |  |  |  |
| √ | √   | _ | _ | _ | _ | _ | _ |  |  |  |  |  |  |
|   | CCR |   |   |   |   |   |   |  |  |  |  |  |  |

- √ Changed according to the standard definition.
- Unchanged by the instruction.



# **Y Memory Data Move**



## **Operation**

## $(\ldots)$ ; Y:ea $\rightarrow$ D

$$(\ldots); \, \mathsf{Y} : \mathsf{aa} \to \mathsf{D}$$

$$(\ldots)$$
;  $S \rightarrow Y$ :ea  $(\ldots)$ ;  $S \rightarrow Y$ :aa

$$Y:(Rn + xxx) \rightarrow D$$

$$Y:(Rn + xxxx) \rightarrow D$$
  
 $D \rightarrow Y:(Rn + xxx)$ 

$$D \rightarrow Y:(Rn + xxxx)$$

### **Assembler Syntax**

(...) Y:ea,D

(...) Y:aa,D

(...) S,Y:ea

(...) S,Y:aa

MOVE Y:(Rn + xxx),D

MOVE Y:(Rn + xxxx),D

MOVE D,Y:(Rn + xxx)

MOVE D,Y:(Rn + xxxx)

where ( . . . ) refers to any arithmetic or logical instruction that allows parallel moves

### **Instruction Formats and Opcodes 1**

| ( ) Y:ea,D  |  |
|-------------|--|
| ( ) S,Y:ea  |  |
| ( ) #xxxx,D |  |

| 2 | 3 |   |   |   |   |   |   | 16   | 15  |     |      |      |     |      |     | 8   | 7 0                |
|---|---|---|---|---|---|---|---|------|-----|-----|------|------|-----|------|-----|-----|--------------------|
| ( | ) | 1 | d | d | 1 | d | d | d    | W   | 1   | М    | М    | М   | R    | R   | R   | Instruction opcode |
|   |   |   |   |   |   |   | O | otio | nal | Eff | ecti | ve . | Adc | lres | s E | xte | nsion              |
|   |   |   |   |   |   |   |   |      |     |     |      |      |     |      |     |     |                    |

| 23 |   |   |   |   |   |   | 16 | 15 |   |   |   |   |   |   | 8 | 7 |                    | 0 |
|----|---|---|---|---|---|---|----|----|---|---|---|---|---|---|---|---|--------------------|---|
| 0  | 1 | d | d | 1 | d | d | р  | W  | 0 | а | а | а | а | а | а |   | Instruction opcode |   |

#### **Instruction Fields**

{ea} MMMRRR

Effective Address (see **Table 12-13** on page 12-22)

W

Read S/Write D bit (see **Table 12-16** on page 12-24)

{S,D} ddddd

Source/Destination registers

[X0,X1,Y0,Y1,A0,B0,A2,B2,A1,B1,A,B,R0-R7,N0-N7] (see

**Table 12-13** on page 12-22)

{aa} aaaaaa

Absolute Short Address

### **Instruction Formats and Opcodes 2**

| 23 |   |   |   |   |   |   | 16 | 15 |    |      |      |     |      |    | 8   | 7 |   |   |   |   |   |   | 0 |
|----|---|---|---|---|---|---|----|----|----|------|------|-----|------|----|-----|---|---|---|---|---|---|---|---|
| 0  | 0 | 0 | 0 | 1 | 0 | 1 | 1  | 0  | 1  | 1    | 1    | 0   | R    | R  | R   | 1 | W | D | D | D | D | D | D |
|    |   |   |   |   |   |   |    | Rn | Re | lati | ve l | Dis | olac | em | ent |   |   |   |   |   |   |   |   |

MOVE Y:(Rn + xxx),D MOVE D,Y:(Rn + xxx)

| 23 |   |   |   |   |   |   | 16 | 15 |   |   |   |   |   |   | 8 | 7 |   |   |   |   |   |   | 0 |
|----|---|---|---|---|---|---|----|----|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 0  | 0 | 0 | 0 | 0 | 0 | 1 | а  | а  | а | а | а | а | R | R | R | 1 | а | 1 | W | D | D | D | D |



# **Y Memory Data Move**



#### Instruction Fields

|       | W       | Read S/Write D bit (see <b>Table 12-16</b> on page 12-24)              |
|-------|---------|--|
| {xxx} | aaaaaaa | 7-bit sign extended Short Displacement Address                         |
| {Rn}  | RRR     | Address register (R0–R7)   |
| {D}   | DDDD    | Source/Destination registers   |
|       |         | [X0,X1,Y0,Y1,A0,B0,A2,B2,A1,B1,A,B] (see <b>Table 12-16</b>            |
|       |         | on page 12-24)   |
| {S,D} | DDDDDD  | Source/Destination registers [all on-chip registers] (see <b>Table</b> |
|       |         | <b>12-13</b> on page 12-22)  |

**Description** Move the specified word operand from/to Y memory. All memory addressing modes can be used, including absolute addressing, absolute short addressing, and 24-bit immediate data. If the arithmetic or logical opcode-operand portion of the instruction specifies a given destination accumulator, that same accumulator or portion of that accumulator cannot be specified as a destination D in the parallel data bus move operation. Thus, if the opcode-operand portion of the instruction specifies the 56-bit A accumulator as its destination, the parallel data bus move portion of the instruction cannot specify A0, A1, A2, or A as its destination D. Similarly, if the opcode-operand portion of the instruction specifies the 56-bit B accumulator as its destination, the parallel data bus move portion of the instruction cannot specify B0, B1, B2, or B as its destination D. That is, duplicate destinations are not allowed within the same instruction. If the opcode-operand portion of the instruction specifies a given source or destination register, that same register or portion of that register can be used as a source S in the parallel data bus move operation. This allows data to be moved in the same instruction in which a Data ALU operation is using it as a source operand. That is, duplicate sources are allowed within the same instruction. As a result of the MOVE A,Y:ea operation, a 24-bit positive or negative saturation constant is stored in the specified 24-bit Y memory location if the signed integer portion of the A accumulator is in use.

#### **Condition Codes**

| 7        | 6   | 5 | 4 | 3 | 2 | 1 | 0 |  |  |  |  |  |  |
|----------|-----|---|---|---|---|---|---|--|--|--|--|--|--|
| S        | L   | Е | U | N | Z | V | С |  |  |  |  |  |  |
| <b>√</b> | √   | _ | _ | _ | _ | _ | _ |  |  |  |  |  |  |
|          | CCR |   |   |   |   |   |   |  |  |  |  |  |  |

 $\checkmark$  Changed according to the standard definition.

Unchanged by the instruction.

# R:Y

# **Register and Y Memory Data Move**



## **Operation**

## **Assembler Syntax**

| Class I $(\ldots)$ ; S1 $\rightarrow$ D1; Y:ea $\rightarrow$ D2 | ( ) | S1,D1 Y:ea,D2    |
|---|-----|------------------|
|   | ,   | ,                |
| $(\dots)$ ; S1 $\rightarrow$ D1; S2 $\rightarrow$ Y:ea          | ,   | S1,D1 S2,Y:ea    |
| $(\ldots)$ ; S1 $\rightarrow$ D1; #xxxxxx $\rightarrow$ D2      | ()  | S1,D1 #xxxxxx,D2 |
| Class II $(\dots)$ ; Y0 $\rightarrow$ A; A $\rightarrow$ Y:ea   | ()  | Y0,A A,Y:ea      |
| $(\ldots)$ ; Y0 $\rightarrow$ B; B $\rightarrow$ Y:ea           | ()  | Y0,B B,Y:ea      |

where ( . . . ) refers to any arithmetic or logical instruction that allows parallel moves


## **Class I Instruction Formats and Opcodes**

| ( ) S1,D1 Y:ea,D2  | 23 |   |   |   |   |   |   | 16   | 15  |     |      |    |     |      |     | 8   | 7    |                   | 0 |
|--------------------|----|---|---|---|---|---|---|------|-----|-----|------|----|-----|------|-----|-----|------|-------------------|---|
| ( ) S1,D1 S2,Y:ea  | 0  | 0 | 0 | 1 | d | е | f | f    | W   | 1   | М    | М  | М   | R    | R   | R   | I    | nstruction opcode |   |
| ( ) S1,D1 #xxxx,D2 |    |   |   |   |   |   | 0 | otio | nal | Eff | ecti | ve | Add | dres | s E | xte | nsio | n                 |   |

#### **Instruction Fields**

| {ea}    | MMMRRR | Effective Address          | See <b>Table 12-13</b> on page 12-22 |
|---------|--------|----------------------------|--------------------------------------|
|         | W      | Read S2/Write D2 bit       |                                      |
| {S1}    | d      | S1 accumulator [A,B]       | Table 12 16 on nego 12 24            |
| {D1}    | е      | D1 input register [X0,X1]  | <b>Table 12-16</b> on page 12-24     |
| {S2,D2} | ff     | S2/D2 register [Y0,Y1,A,B] |                                      |

## **Class II Instruction Formats and opcodes**



#### **Instruction Fields**

mmmrr ea = 6-bit Effective Address (see **Table 12-13** on page 12-22)

d Move opcode (see **Table 12-16** on page 12-24)

R:Y

## **Description**

- Class I: Move a one-word operand from an accumulator (S1) to an input register (D1) and move another word operand from/to Y memory. All memory addressing modes, including absolute addressing and 16-bit immediate data, can be used. The register to register move (S1,D1) allows a Data ALU accumulator to be moved to a Data ALU input register for use as a Data ALU operand in the following instruction.
- Class II: Move a one-word operand from a Data ALU accumulator to Y memory and a one-word operand from Data ALU register Y0 to a Data ALU accumulator. One effective address is specified. All memory addressing modes, excluding long absolute addressing and long immediate data, can be used.

For both Class I and Class II R:Y parallel data moves, if the arithmetic or logical opcode-operand portion of the instruction specifies a given destination accumulator, that same accumulator or portion of that accumulator cannot be specified as a destination D2 in the parallel data bus move operation. Thus, if the opcode-operand portion of the instruction specifies the 56-bit A accumulator as its destination, the parallel data bus move portion of the instruction cannot specify A0, A1, A2, or A as its destination D2. Similarly, if the opcode-operand portion of the instruction specifies the 56-bit B accumulator as its destination, the parallel data bus move portion of the instruction cannot specify B0, B1, B2, or B as its destination D2. That is, duplicate destinations are *not* allowed within the same instruction. If the opcode-operand portion of the instruction specifies a given source or destination register, that same register or portion of that register can be used as a source S1 and/or S2 in the parallel data bus move operation. This allows data to be moved in the same instruction in which it is being used as a source operand by a Data ALU operation. That is, duplicate sources are allowed within the same instruction. Note that S1 and S2 can specify the same register.

#### **Condition Codes**

| 7 | 6 | 5 | 4  | 3  | 2 | 1 | 0 |
|---|---|---|----|----|---|---|---|
| S | L | Е | U  | N  | Z | V | С |
| √ | √ | _ | _  | _  | _ |   | _ |
|   |   |   | CC | CR |   |   |   |

- $\sqrt{\phantom{a}}$  Changed according to the standard definition.
- Unchanged by the instruction.

# L

# **Long Memory Data Move**

L:

#### Operation

## **Assembler Syntax**

| ( ); X:ea $\rightarrow$ D1; Y:ea $\rightarrow$ D2         | () | L:ea,D |
|---|----|--------|
| $(\dots); X:aa \rightarrow D1; Y:aa \rightarrow D2$       | () | L:aa,D |
| $(\dots)$ ; S1 $\rightarrow$ X:ea; S2 $\rightarrow$ Y:ea  | () | S,L:ea |
| $(\ldots)$ : S1 $\rightarrow$ X:aa: S2 $\rightarrow$ Y:aa | () | S.L:aa |

where ( . . . ) refers to any arithmetic or logical instruction that allows parallel moves

#### Instruction Fields

| {ea} | MMMRRR | Effective Address      | <b>Table 12-13</b> on page 12-22     |
|------|--------|------------------------|--------------------------------------|
|      | W      | Read S/Write D bit     |                                      |
| {L}  | LLL    | Two Data ALU registers | See <b>Table 12-16</b> on page 12-24 |
| {aa} | aaaaaa | Absolute Short Address |                                      |

Description Move one 48-bit long-word operand from/to X and Y memory. Two Data ALU registers are concatenated to form the 48-bit long-word operand. This allows efficient moving of both double-precision (high:low) and complex (real:imaginary) data from/to one effective address in L (X:Y) memory. The same effective address is used for both the X and Y memory spaces; thus, only one effective address is required. Note that the A, B, A10, and B10 operands reference a single 48-bit signed (double-precision) quantity while the X, Y, AB, and BA operands reference two separate (i.e., real and imaginary) 24-bit signed quantities. All memory alterable addressing modes can be used. Absolute short addressing can also be used.

If the arithmetic or logical opcode-operand portion of the instruction specifies a given destination accumulator, that same accumulator or portion of that accumulator cannot be specified as a destination D in the parallel data bus move operation. Thus, if the opcode-operand portion of the instruction specifies the 56-bit A accumulator as its destination, the parallel data bus move portion of the instruction cannot specify A, A10, AB, or BA as destination D. Similarly, if the opcode-operand portion of the instruction specifies the 56-bit B accumulator as its destination, the parallel data bus move portion of the instruction cannot specify B, B10, AB, or BA as its destination D. That is, duplicate destinations are *not* allowed within the same instruction. If the opcode-operand portion of the instruction specifies a given source or destination register, that same register or portion of that register can be used as a source S in the parallel data bus move operation. This allows data to be moved in the same instruction in which it is being used as a source operand by a Data ALU operation. That is, duplicate sources are allowed within the same

instruction. Note that the operands A10, B10, X, Y, AB, and BA can be used only for a 32-bit long memory move as previously described. These operands cannot be used in any other type of instruction or parallel move.

#### **Condition Codes**

| <b>√</b> | √ | _ | _ | _ | _ | _ | _ |  |  |
|----------|---|---|---|---|---|---|---|--|--|
| S        | L | Е | U | N | Z | V | С |  |  |
| 7        | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |  |

- $\checkmark$  Changed according to the standard definition.
- Unchanged by the instruction.

As a result of the MOVE A,L:ea operation, a 48-bit positive or negative saturation constant is stored in the specified 24-bit X and Y memory locations if the signed integer portion of the A accumulator is in use. As a result of the MOVE AB,L:ea operation, either one or two 24-bit positive and/or negative saturation constant(s) are stored in the specified 24-bit X and/or Y memory location(s) if the signed integer portion of the A and/or B accumulator(s) is in use.

## **Instruction Formats and Opcodes**

|            | 23 |   |   |   | 16 15 |   |    |      |     |     |      |      |     |      |     | 7   | 0                  |   |
|------------|----|---|---|---|-------|---|----|------|-----|-----|------|------|-----|------|-----|-----|--------------------|---|
| ( ) L:ea,D | 0  | 1 | 0 | 0 | L     | 0 | L  | L    | W   | 1   | М    | М    | М   | R    | R   | R   | Instruction opcode |   |
| ( ) S,L:ea |    |   |   |   |       |   | Op | otio | nal | Eff | ecti | ve . | Add | lres | s E | xte | nsion              |   |
|            |    |   |   |   |       |   |    |      |     |     |      |      |     |      |     |     |                    |   |
| ( ) L:aa,D | 23 |   |   |   |       |   |    | 16   | 15  |     |      |      |     |      |     | 8   | 7                  | 0 |
| ( ) S,L:aa | 0  | 1 | 0 | 0 | L     | 0 | L  | L    | W   | 0   | а    | а    | а   | а    | а   | а   | Instruction opcode |   |

# X: Y:

# **XY Memory Data Move**



### **Operation**

## **Assembler Syntax**

```
(\dots); X:\langle eax \rangle \to D1; Y:\langle eay \rangle \to D2 \\ (\dots); X:\langle eax \rangle \to D1; Y:\langle eay \rangle \to D2 \\ (\dots); X:\langle eax \rangle \to D1; S2 \to Y:\langle eay \rangle \\ (\dots); S1 \to X:\langle eax \rangle; Y:\langle eay \rangle \to D2 \\ (\dots); S1 \to X:\langle eax \rangle; S2 \to Y:\langle eay \rangle \\ (\dots); S1 \to X:\langle eax \rangle; S2 \to Y:\langle eay \rangle \\ (\dots) S1, X:\langle eax \rangle S2, Y:\langle eay \rangle \\ (\dots) S1, X:\langle eax \rangle S2, Y:\langle eay \rangle \\ (\dots) S1, X:\langle eax \rangle S2, Y:\langle eay \rangle \\ (\dots) S1, X:\langle eax \rangle S2, Y:\langle eay \rangle \\ (\dots) S1, X:\langle eax \rangle S2, Y:\langle eay \rangle \\ (\dots) S1, X:\langle eax \rangle S2, Y:\langle eay \rangle \\ (\dots) S1, X:\langle eax \rangle S2, Y:\langle eay \rangle \\ (\dots) S1, X:\langle eax \rangle S2, Y:\langle eay \rangle \\ (\dots) S1, X:\langle eax \rangle S2, Y:\langle eay \rangle \\ (\dots) S1, X:\langle eax \rangle S2, Y:\langle eay \rangle \\ (\dots) S1, X:\langle eax \rangle S2, Y:\langle eay \rangle \\ (\dots) S1, X:\langle eax \rangle S2, Y:\langle eay \rangle \\ (\dots) S1, X:\langle eax \rangle S2, Y:\langle eay \rangle \\ (\dots) S1, X:\langle eax \rangle S2, Y:\langle eay \rangle \\ (\dots) S1, X:\langle eax \rangle S2, Y:\langle eay \rangle \\ (\dots) S1, X:\langle eax \rangle S2, Y:\langle eay \rangle S2, Y:\langle eay \rangle S3, Y:\langle eay \rangle S4, Y:\langle eax \rangle S2, Y:\langle eay \rangle S3, Y:\langle eax \rangle S2, Y:\langle eax \rangle
```

where ( . . . ) refers to any arithmetic or logical instruction that allows parallel moves

#### Instruction Fields

| { <eax>}</eax> | MMRRR    | 5-bit X Effective Address (R0–R3 or R4–R7)                      |
|----------------|----------|---|
| { <eay>}</eay> | mmrr     | 4-bit Y Effective Address (R4–R7 or R0–R3)                      |
| {S1,D1}        | ee       | S1/D1 register [X0,X1,A,B]                                      |
| {S2,D2}        | ff       | S2/D2 register [Y0,Y1,A,B]                                      |
|                |          |   |
| MMRRR,mm       | rr,ee,ff | See <b>Table 12-13</b> on page 12-22                            |
|                | W        | X move Operation Control (See <b>Table 12-16</b> on page 12-24) |
|                | w        | Y move Operation Control (See <b>Table 12-16</b> on page 12-24) |

**Description** Move a one-word operand from/to X memory and move another word operand from/to Y memory. Note that two independent effective addresses are specified (<eax> and <eay>) where one of the effective addresses uses the lower bank of address registers (R0–R3) while the other effective address uses the upper bank of address registers (R4–R7). All parallel addressing modes can be used.

If the arithmetic or logical opcode-operand portion of the instruction specifies a given destination accumulator, that same accumulator or portion of that accumulator cannot be specified as a destination D1 or D2 in the parallel data bus move operation. Thus, if the opcode-operand portion of the instruction specifies the 56-bit A accumulator as its destination, the parallel data bus move portion of the instruction cannot specify A as its destination D1 or D2. Similarly, if the opcode-operand portion of the instruction specifies the 56-bit B accumulator as its destination, the parallel data bus move portion of the instruction cannot specify B as its destination D1 or D2. That is, duplicate destinations are *not* allowed within the same instruction. D1 and D2 cannot specify the same register.

# X: Y:

# **XY Memory Data Move**



If the instruction specifies an access to an internal X I/O and internal Y I/O modules (reflected by the address of the X memory and the Y memory ), only the access to the internal X I/O module is executed. The access to the Y I/O module is discarded.

If the opcode-operand portion of the instruction specifies a given source or destination register, that same register or portion of that register can be used as a source S1 and/or S2 in the parallel data bus move operation. This allows data to be moved in the same instruction in which it is being used as a source operand by a Data ALU operation. That is, duplicate sources are allowed within the same instruction. Note that S1 and S2 can specify the same register.

#### **Condition Codes**

| 7 | 6 | 5 | 4  | 3  | 2 | 1 | 0 |
|---|---|---|----|----|---|---|---|
| S | L | Е | U  | N  | Z | V | С |
| √ | √ | _ | _  |    | _ | _ | _ |
|   |   |   | CC | CR |   |   |   |

- √ Changed according to the standard definition.
- Unchanged by the instruction.

## **Instruction Formats and Opcodes**

(...) X:<eax>,D1 Y:<eay>,D2 (...) X:<eax>,D1 S2,Y:<eay>

( . . . ) S1,X:<eax> Y:<eay>,D2

( . . . ) S1,X:<eax> S2,Y:<eay>

23 16 15 8 7 0
1 w m m e e f f W r r M M R R R Instruction opcode

# **MOVEC**

# **Move Control Register**

Accombler Syntax

# **MOVEC**

| Operation                              | Assembler S | yntax          |
|--|-------------|----------------|
| [X or Y]:ea $\rightarrow$ D1           | MOVE(C)     | [Xor Y]:ea,D1  |
| [X or Y]:aa $\rightarrow$ D1           | MOVE(C)     | [Xor Y]:aa,D1  |
| $S1 \rightarrow [X \text{ or } Y]$ :ea | MOVE(C)     | S1,[X or Y]:ea |
| $S1 \rightarrow [X \text{ or } Y]$ :aa | MOVE(C)     | S1,[X or Y]:aa |
| $S1 \to D2$                            | MOVE(C)     | S1,D2          |
| $S2 \to D1$                            | MOVE(C)     | S2,D1          |
| $\#xxxx \rightarrow D1$                | MOVE(C)     | #xxxx,D1       |
| $\#xx \to D1$                          | MOVE(C)     | #xx,D1         |

#### **Instruction Fields**

| {ea}    | MMMRRR   | Effective Address                     | See <b>Table 12-13</b> on page 12-22 |
|---------|----------|---------------------------------------|--------------------------------------|
|         | W        | Read S/Write D bit                    |                                      |
| {X/Y}   | S        | Memory Space [X,Y]                    |                                      |
| {S1,D1} | ddddd    | Program Controller register           |                                      |
|         |          | [M0–M7, VBA, SR, OMR, SP,             | <b>See Table 12-16</b>               |
|         |          | SSH,SSL,LA,LC]                        | on page 12-24                        |
| {aa}    | aaaaaa   | aa = 6-bit Absolute Short Address     |                                      |
| {S2,D2} | eeeeee   | S2/D2 register [all on-chip registers | ]                                    |
| {#xx}   | iiiiiiii | #xx = 8-bit Immediate Short Data      |                                      |

**Description** Move the contents of the specified source control register S1 or S2 to the specified destination, or move the specified source to the specified destination control register D1 or D2. The control registers S1 and D1 are a subset of the S2 and D2 register set and consist of the Address ALU modifier registers and the program controller registers. These registers can be moved to or from any other register or memory space. All memory addressing modes, as well as an Immediate Short Addressing mode, can be used.

If the System Stack register SSH is specified as a source operand, the Stack Pointer (SP) is post-decremented by 1 after SSH has been read. If SSH is specified as a destination operand, the SP is preincremented by 1 before SSH is written. This allows the system stack to be efficiently extended using software stack pointer operations.

# **MOVEC**

# **Move Control Register**

# **MOVEC**

#### **Condition Codes**

| 7 | 6 | 5 | 4  | 3  | 2 | 1 | 0 |
|---|---|---|----|----|---|---|---|
| S | L | Е | U  | N  | Z | V | С |
| * | * | * | *  | *  | * | * | * |
|   |   |   | CC | CR |   |   |   |

For D1 or D2 = SR operand:

- \* Set according to bit 7 of the source operand.
- \* Less Set according to bit 6 of the source operand.
- \* E Set according to bit 5 of the source operand.
- \* U Set according to bit 4 of the source operand.
- \* N Set according to bit 3 of the source operand.
- \* Z Set according to bit 2 of the source operand.
- \* V Set according to bit 1 of the source operand.
- \* C Set according to bit 0 of the source operand.

For D1 and D2  $\neq$  SR operand:

- \* Set if data growth has been detected.
- \* L Set if data limiting has occurred during the move.

## **Instruction Formats and Opcodes**

| MOVE(C) | [X or Y]:ea,D1 | 23 |   |   |   |   |   |   | 16   | 15  |     |      |    |     |      |     | 8   | 7   |    |   |   |   |   |   | 0 |
|---------|----------------|----|---|---|---|---|---|---|------|-----|-----|------|----|-----|------|-----|-----|-----|----|---|---|---|---|---|---|
| MOVE(C) | S1,[X or Y]:ea | 0  | 0 | 0 | 0 | 0 | 1 | 0 | 1    | W   | 1   | М    | М  | М   | R    | R   | R   | 0   | S  | 1 | d | d | d | d | d |
| MOVE(C) | #xxxx,D1       |    |   |   |   |   |   | O | otio | nal | Eff | ecti | ve | Add | lres | s E | xte | nsi | on |   |   |   |   |   |   |
|         |                |    |   |   |   |   |   |   |      |     |     |      |    |     |      |     |     |     |    |   |   |   |   |   |   |
| MOVE(C) | [X or Y]:aa,D1 | 23 |   |   |   |   |   |   | 16   | 15  |     |      |    |     |      |     | 8   | 7   |    |   |   |   |   |   | 0 |
| MOVE(C) | S1,[X or Y]:aa | 0  | 0 | 0 | 0 | 0 | 1 | 0 | 1    | W   | 0   | а    | а  | а   | а    | а   | а   | 0   | S  | 1 | d | d | d | d | d |
|         |                |    |   |   |   |   |   |   |      |     |     |      |    |     |      |     |     |     |    |   |   |   |   |   |   |
| MOVE(C) | S1,D2          | 23 |   |   |   |   |   |   | 16   | 15  |     |      |    |     |      |     | 8   | 7   |    |   |   |   |   |   | 0 |
| MOVE(C) | S2,D1          | 0  | 0 | 0 | 0 | 0 | 1 | 0 | 0    | W   | 1   | е    | е  | е   | е    | е   | е   | 1   | 0  | 1 | d | d | d | d | d |
|         |                |    |   |   |   |   |   |   |      |     |     |      |    |     |      |     |     |     |    |   |   |   |   |   |   |
|         |                | 23 |   |   |   |   |   |   | 16   | 15  |     |      |    |     |      |     | 8   | 7   |    |   |   |   |   |   | 0 |
| MOVE(C) | #xx,D1         | 0  | 0 | 0 | 0 | 0 | 1 | 0 | 1    | i   | i   | i    | i  | i   | i    | i   | i   | 1   | 0  | 1 | d | d | d | d | d |

# **MOVEM**

# **Move Program Memory**

# **MOVEM**

| Operation | Assembler Syntax |
|-----------|------------------|
|-----------|------------------|

| $S \rightarrow P:ea$   | MOVE(M) | S,P:ea |
|------------------------|---------|--------|
| $S \rightarrow P$ :aa  | MOVE(M) | S,P:aa |
| $P{:}ea \rightarrow D$ | MOVE(M) | P:ea,D |
| $P:aa \rightarrow D$   | MOVE(M) | P:aa,D |

#### **Instruction Fields**

| {ea}   | MMMRRR | Effective Address (see <b>Table 12-13</b> on page 12-22)       |
|--------|--------|--|
|        | W      | Read S/Write D bit (see <b>Table 12-16</b> on page 12-24)      |
| { S,D} | dddddd | Source/Destination register [all on-chip registers] (see Table |
|        |        | <b>12-13</b> on page 12-22)                                    |
| {aa}   | aaaaaa | Absolute Short Address   |

**Description** Move the specified operand from/to the specified Program (P) memory location. This is a powerful move instruction in that the source and destination registers S and D can be any register. All memory-alterable addressing modes can be used, as well as the Absolute Short Addressing mode. If the system stack register SSH is specified as a source operand, the system Stack Pointer (SP) is post-decremented by 1 after SSH has been read. If the system stack register SSH is specified as a destination operand, the SP is pre-incremented by 1 before SSH is written. This allows the system stack to be efficiently extended using software stack pointer operations.

#### **Condition Codes**

| 7   | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |  |  |  |  |
|-----|---|---|---|---|---|---|---|--|--|--|--|--|
| S   | L | Е | U | N | Z | ٧ | С |  |  |  |  |  |
| *   | * | * | * | * | * | * | * |  |  |  |  |  |
| CCR |   |   |   |   |   |   |   |  |  |  |  |  |

# **MOVEM**

# **Move Program Memory**

**MOVEM** 

For D1 or D2 = SR operand:

- \* Set according to bit 7 of the source operand.
- \* Less Set according to bit 6 of the source operand.
- \* E Set according to bit 5 of the source operand.
- \* U Set according to bit 4 of the source operand.
- \* N Set according to bit 3 of the source operand.
- \* Z Set according to bit 2 of the source operand.
- \* V Set according to bit 1 of the source operand.
- \* C Set according to bit 0 of the source operand.

# For D1 and D2 $\neq$ SR operand:

- \* Set if data growth has been detected.
- Set if data limiting has occurred during the move.

| Operation              | Assembler Syntax |        |  |  |  |  |  |  |  |
|------------------------|------------------|--------|--|--|--|--|--|--|--|
| $S \rightarrow P:ea$   | MOVE(M)          | S,P:ea |  |  |  |  |  |  |  |
| $S \rightarrow P$ :aa  | MOVE(M)          | S,P:aa |  |  |  |  |  |  |  |
| $P{:}ea \rightarrow D$ | MOVE(M)          | P:ea,D |  |  |  |  |  |  |  |
| $P:aa \rightarrow D$   | MOVE(M)          | P:aa,D |  |  |  |  |  |  |  |

### **Instruction Formats and Opcodes**

|         |        | 23 |   |   |   |   |   |   | 16 15 |     |     |      |    |     |      |     |     | 8 7 |    |   |   |   |   |   |   |  |
|---------|--------|----|---|---|---|---|---|---|-------|-----|-----|------|----|-----|------|-----|-----|-----|----|---|---|---|---|---|---|--|
| MOVE(M) | S,P:ea | 0  | 0 | 0 | 0 | 0 | 1 | 1 | 1     | W   | 1   | М    | М  | М   | R    | R   | R   | 1   | 0  | d | d | d | d | d | d |  |
| MOVE(M) | P:ea,D |    |   |   |   |   |   | 0 | otio  | nal | Eff | ecti | ve | Add | lres | s E | xte | nsi | on |   |   |   |   |   |   |  |
|         |        |    |   |   |   |   |   |   |       |     |     |      |    |     |      |     |     |     |    |   |   |   |   |   |   |  |
| MOVE(M) | S,P:aa | 23 |   |   |   |   |   |   | 16    | 15  |     |      |    |     |      |     | 8   | 7   |    |   |   |   |   |   | 0 |  |
| MOVE(M) | P:aa,D | 0  | 0 | 0 | 0 | 0 | 1 | 1 | 1     | W   | 0   | а    | а  | а   | а    | а   | а   | 0   | 0  | d | d | d | d | d | d |  |

# **MOVEP**

# **Move Peripheral Data**

# **MOVEP**

### **Operation**

# **Assembler Syntax**

| $[X \text{ or } Y] \text{:pp} \to D$    | MOVEP | [X or Y]:pp,D           |
|---|-------|-------------------------|
| $[X \text{ or } Y]\text{:}qq \to D$     | MOVEP | [X or Y]:qq,D           |
| [X or Y]:pp $\rightarrow$ [X or Y]:ea   | MOVEP | [X or Y]:pp,[X or Y]:ea |
| [X or Y]:qq $\rightarrow$ [X or Y]:ea   | MOVEP | [X or Y]:qq,[X or Y]:ea |
| [X or Y]:pp $\rightarrow$ P:ea          | MOVEP | [X or Y]:pp,P:ea        |
| [X or Y]:qq $\rightarrow$ P:ea          | MOVEP | [X or Y]:qq,P:ea        |
| $S \to [X \text{ or } Y]:pp$            | MOVEP | S,[X or Y]:pp           |
| $S \to [X \text{ or } Y] \text{:} qq$   | MOVEP | S,[X or Y]:qq           |
| [X or Y]:ea $\rightarrow$ [X or Y]:pp   | MOVEP | [X or Y]:ea,[X or Y]:pp |
| [X or Y]:ea $\rightarrow$ [X or Y]:qq   | MOVEP | [X or Y]:ea,[X or Y]:qq |
| $P:ea \rightarrow [X \text{ or } Y]:pp$ | MOVEP | P:ea,[X or Y]:pp        |
| $P:ea \rightarrow [X \text{ or } Y]:qq$ | MOVEP | P:ea,[X or Y]:qq        |
|   |       |                         |

### **Instruction Fields**

| {ea}  | MMMRRR | Effective Address (see <b>Table 12-13</b> on page 12-22)              |
|-------|--------|---|
| {pp}  | pppppp | I/O Short Address [64 addresses: \$FFFFC0 – \$FFFFFF]                 |
| {qq}  | qqqqq  | I/O Short Address [64 addresses: \$FFFF80 – \$FFFFBF]                 |
| {X/Y} | S      | Memory space [X,Y] (see <b>Table 12-13</b> on page 12-22)             |
| {X/Y} | s      | Peripheral space [X,Y] (see <b>Table 12-13</b> on page 12-22)         |
|       | W      | Read/write-peripheral (see <b>Table 12-13</b> on page 12-22)          |
| {S,D} | dddddd | Source/Destination register [all on-chip registers] (see <b>Table</b> |
|       |        | <b>12-13</b> on page 12-22)   |

Description Move the specified operand to or from the specified X or Y I/O peripheral. The I/O Short Addressing mode is used for the I/O peripheral address. All memory addressing modes can be used for the X or Y memory effective address; all memory-alterable addressing modes can be used for the P memory effective address. All the I/O space (\$FFFF80 – \$FFFFFF) can be accessed, except for the P: reference opcode. If the System Stack register SSH is specified as a source operand, the system Stack Pointer (SP) is post-decremented by 1 after SSH has been read. If SSH is specified as a destination operand, the SP is pre-incremented by 1 before SSH is written. This allows the system stack to be efficiently extended using software stack pointer operations.

# **MOVEP**

# **Move Peripheral Data**

# **MOVEP**

#### **Condition Codes**

| CCR |   |   |   |   |   |   |   |  |  |  |  |  |
|-----|---|---|---|---|---|---|---|--|--|--|--|--|
| *   | * | * | * | * | * | * | * |  |  |  |  |  |
| S   | L | Е | U | N | Z | V | С |  |  |  |  |  |
| 7   | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |  |  |  |  |

## For D1 or D2 = SR operand:

- \* Set according to bit 7 of the source operand.
- \* Less Set according to bit 6 of the source operand.
- \* E Set according to bit 5 of the source operand.
- \* U Set according to bit 4 of the source operand.
- \* N Set according to bit 3 of the source operand.
- \* Z Set according to bit 2 of the source operand.
- \* V Set according to bit 1 of the source operand.
- \* C Set according to bit 0 of the source operand.

## For D1 and D2 $\neq$ SR operand:

- \* Set if data growth is detected.
- \* Let if data limiting occurred during the move.

### **Instruction Formats and Opcodes**

X: or Y: Reference (high I/O address)

MOVEP [X or Y]:pp,[X or Y]:ea MOVEP [X or Y]:ea,[X or Y]:pp

X: or Y: Reference (low I/O address)

MOVEP X:qq,[X or Y]:ea
MOVEP [X or Y]:ea,X:qq

X: or Y: Reference (low I/O address)

MOVEP Y:qq,[X or Y]:ea MOVEP [X or Y]:ea,Y:qq 

# **MOVEP**

# **Move Peripheral Data**




P: Reference (high I/O address)

| MOVEP | P:ea,[X or Y]:pp | 16 15                         | 8  | 7   |       |       | 0   |
|-------|------------------|-------------------------------|----|-----|-------|-------|-----|
| MOVEP | [X or Y]:pp.P:ea | 0 0 0 0 1 0 0 s W 1 M M M R F | ₹R | 0 1 | ו מ מ | ו מ מ | a c |

P: Reference (low I/O address)

| MOVEP | P:ea,[X or Y]:qq |   |   |   |   |   |   |   | 16 | 15 |   |   |   |   |   |   | 8 | 7 |   |   |   |   |   |   | 0 |
|-------|------------------|---|---|---|---|---|---|---|----|----|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| MOVEP | [X or Y]:qq,P:ea | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0  | 1  | W | М | М | М | R | R | R | 0 | S | q | q | q | q | q | q |

Register Reference (high I/O address)



Register Reference: (low I/O address)

| MOVEP | S,X:qq | 23 |   |   |   |   |   |   | 16 | 15 |   |   |   |   |   |   | 8 | 7 |   |   |   |   |   |   | 0 |
|-------|--------|----|---|---|---|---|---|---|----|----|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| MOVEP | X:qq,D | 0  | 0 | 0 | 0 | 0 | 1 | 0 | 0  | W  | 1 | d | d | d | d | d | d | 1 | q | 0 | q | q | q | q | q |

Register Reference: (low I/O address)

| MOVEP | S,Y:qq | 23 |   |   |   |   |   |   | 16 | 15 |   |   |   |   |   |   | 8 | 7 |   |   |   |   |   |   | 0 |
|-------|--------|----|---|---|---|---|---|---|----|----|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| MOVEP | Y:qq,D | 0  | 0 | 0 | 0 | 0 | 1 | 0 | 0  | W  | 1 | d | d | d | d | d | d | 0 | q | 1 | q | q | q | q | q |

| N |   |  | 1 | V | 1 |
|---|---|--|---|---|---|
| ш | И |  |   | I |   |

# **Signed Multiply**

| M | P | Y |
|---|---|---|
|   |   |   |

| Operation | Assembler Syntax |
|-----------|------------------|
|-----------|------------------|

| $\pm$ S1 * S2 $\rightarrow$ D                 | (parallel move)    | MPY (±)S1,S2,D | (parallel move)    |
|---|--------------------|----------------|--------------------|
| $\pm$ S1 * S2 $\rightarrow$ D                 | (parallel move)    | MPY (±)S2,S1,D | (parallel move)    |
| $\pm$ (S1 * 2 <sup>-n</sup> ) $\rightarrow$ D | (no parallel move) | MPY (土)S,#n,D  | (no parallel move) |

### **Instruction Fields 1**

| {S1,S2}         | QQQ | Source registers S1,S2 [X0*X0, Y0*Y0, X1*X0, Y1*Y0, X0*Y1,           |
|-----------------|-----|--|
|                 |     | Y0*X0, X1*Y0, Y1*X1] (see <b>Table 12-16</b> on page 12-24)          |
| {D}             | d   | Destination accumulator [A,B] (see <b>Table 12-13</b> on page 12-22) |
| {± <b>+/-</b> } | k   | Sign [+,-] (see <b>Table 12-16</b> on page 12-24)                    |

### **Instruction Fields 2**

| {S}                 | QQ    | Source register [Y1,X0,Y0,X1] (see <b>Table 12-16</b> on page 12-24) |
|---------------------|-------|--|
| {D}                 | d     | Destination accumulator [A,B] (see <b>Table 12-13</b> on page 12-22) |
| <b>{</b> ± <b>}</b> | k     | Sign [+,-] (see <b>Table 12-16</b> on page 12-24)                    |
| {#n}                | SSSSS | Immediate operand (see <b>Table 12-16</b> on page 12-24)             |

**Description** Multiply the two signed 24-bit source operands S1 and S2 and store the resulting product in the specified 56-bit destination accumulator D. Or, multiply the signed 24-bit source operand S by the positive 24-bit immediate operand 2<sup>-n</sup> and store the resulting product in the specified 56-bit destination accumulator D. The "–" sign option is used to negate the specified product prior to accumulation. The default sign option is "+". When the processor is in the Double-Precision Multiply mode, the following instructions do not execute in the normal way and should be used only as part of the double-precision multiply algorithm:


MPY Y0, X0, A MPY Y0, X0, B

# **MPY**

# **Signed Multiply**

# **MPY**

#### **Condition Codes**



- √ Changed according to the standard definition.
- Unchanged by the instruction.

# **Instruction Formats and Opcodes 1**

MPY (±)S1,S2,D MPY (±)S2,S1,D

| 23 | 16 15 8                              | 7 |   |   |   |   |   |   | 0 |  |  |  |  |  |
|----|--------------------------------------|---|---|---|---|---|---|---|---|--|--|--|--|--|
|    | Data Bus Move Field                  | 1 | Q | Q | Q | d | k | 0 | 0 |  |  |  |  |  |
|    | Optional Effective Address Extension |   |   |   |   |   |   |   |   |  |  |  |  |  |

## **Instruction Formats and Opcode 2**

MPY (土)S,#n,D



# MPY(su,uu)

# **Mixed Multiply**

# MPY(su,uu)

## Operation

## **Assembler Syntax**

| ±S1 * | $S2 \rightarrow D$ | (S1 | unsigned, | S2 | unsigned) |
|-------|--------------------|-----|-----------|----|-----------|
|-------|--------------------|-----|-----------|----|-----------|

MPYuu (±)S1,S2,D

(no parallel move)

 $\pm$ S1 \* S2  $\rightarrow$  D (S1 signed, S2 unsigned)

MPYsu (±)S2,S1,D


(no parallel move)

#### Instruction Fields

| {S1,S2} | QQQQ | Source registers S1,S2 [all combinations of X0,X1,Y0, and Y1] (see   |
|---------|------|--|
|         |      | <b>Table 12-16</b> on page 12-24)                                    |
| {D}     | d    | Destination accumulator [A,B] (see <b>Table 12-13</b> on page 12-22) |
| {±}     | k    | Sign [+,-] (see <b>Table 12-16</b> on page 12-24)                    |
| {s}     |      | [ss,us] (see <b>Table 12-16</b> on page 12-24)                       |

**Description** Multiply the two 24-bit source operands S1 and S2 and store the resulting product in the specified 56-bit destination accumulator D. One or two of the source operands can be unsigned. The "–" sign option is used to negate the specified product prior to accumulation. The default sign option is "+".

#### **Condition Codes**



- $\checkmark$  Changed according to the standard definition.
- Unchanged by the instruction.

## **Instruction Formats and Opcodes**

| MPY | su (I | ±)S1,S2 | 2,D |
|-----|-------|---------|-----|
| MPY | uu (  | ±)S1,S2 | 2,D |

| 23 |   |   |   |   |   |   | 16 | 15 |   |   |   |   |   |   | 8 | 7 |   |   |   |   |   |   | 0 |
|----|---|---|---|---|---|---|----|----|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 0  | 0 | 0 | 0 | 0 | 0 | 0 | 1  | 0  | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | s | d | k | Q | Q | Q | Q |

# **MPYI**

# **Signed Multiply With Immediate Operand**



### **Operation**

### **Assembler Syntax**

 $\pm #xxxxxx*S \rightarrow D$ 

MPYI

(土)#xxxxxxx,S,D

#### **Instruction Fields**


Source register [X0,Y0,X1,Y1] (see **Table 12-16** on page 12-24)

Destination accumulator [A,B] (see **Table 12-13** on page 12-22)

**k** Sign [+,-] (see **Table 12-16** on page 12-24) **k** 16-bit Immediate Long Data extension word

**Description** Multiply the immediate 24-bit source operand #xxxx with the 24-bit register source operand S and store the resulting product in the specified 56-bit destination accumulator D. The "–" sign option is used to negate the specified product prior to accumulation. The default sign option is "+".

### **Condition Codes**



- $\checkmark$  Changed according to the standard definition.
- Unchanged by the instruction.

## **Instruction Formats and Opcode**

MPYI (±)#xxxx,S,D



# **MPYR**

# **Signed Multiply and Round**

| $\mathbf{R}\mathbf{A}$ | DV | D                   |
|------------------------|----|---------------------|
| IVI                    |    | $oldsymbol{\Gamma}$ |

### Operation

## **Assembler Syntax**

| $\pm$ S1 * S2 + r $\rightarrow$ D | (parallel move)    | MPYR (±)S1,S2,D | (parallel move)    |
|-----------------------------------|--------------------|-----------------|--------------------|
| $\pm$ S1 * S2 + r $\rightarrow$ D | (parallel move)    | MPYR (±)S2,S1,D | (parallel move)    |
| ±(S1 * 2 <sup>-n</sup> ) + r → D  | (no parallel move) | MPYR (土)S,#n,D  | (no parallel move) |

#### **Instruction Fields 1**

| {S1,S2}             | QQQ | Source registers S1,S2 [X0*X0, Y0*Y0, X1*X0, Y1*Y0, X0*Y1,           |
|---------------------|-----|--|
|                     |     | Y0*X0, X1*Y0, Y1*X1] (see <b>Table 12-16</b> on page 12-24)          |
| {D}                 | d   | Destination accumulator [A,B] (see <b>Table 12-13</b> on page 12-22) |
| <b>{</b> ± <b>}</b> | k   | Sign [+,-] (see <b>Table 12-16</b> on page 12-24)                    |

### **Instruction Fields 2**

| {S}                 | QQ    | Source register [Y1,X0,Y0,X1] (see <b>Table 12-16</b> on page 12-24) |
|---------------------|-------|--|
| {D}                 | d     | Destination accumulator [A,B] (see <b>Table 12-13</b> on page 12-22) |
| <b>{</b> ± <b>}</b> | k     | Sign [+,-] (see <b>Table 12-16</b> on page 12-24)                    |
| {#n}                | sssss | Immediate operand (see <b>Table 12-16</b> on page 12-24)             |


Description Multiply the two signed 24-bit source operands S1 and S2 (or the signed 16-bit source operand S by the positive 24-bit immediate operand 2<sup>-n</sup>), round the result using either convergent or two's-complement rounding, and store it in the specified 56-bit destination accumulator D. The "–" sign option negates the product prior to rounding. The default sign option is "+". The contribution of the LS bits of the result is rounded into the upper portion of the destination accumulator. Once the rounding has been completed, the LSBs of the destination accumulator D are loaded with 0s to maintain an unbiased accumulator value that can be reused by the next instruction. The upper portion of the accumulator contains the rounded result that can be read out to the data buses. Refer to the RND instruction for more complete information on the rounding process.

# **MPYR**

# **Signed Multiply and Round**

# **MPYR**

#### **Condition Codes**



- √ Changed according to the standard definition.
- Unchanged by the instruction.

## **Instruction Formats and Opcodes 1**

MPYR (±)S1,S2,D MPYR (±)S2,S1,D

|   | 23 16 15 8                           |  | 7 |   |   |   |   |   |   | 0 |
|---|--------------------------------------|--|---|---|---|---|---|---|---|---|
| ſ | Data Bus Move Field                  |  | 1 | Q | Q | Q | d | k | 0 | 1 |
| ſ | Optional Effective Address Extension |  |   |   |   |   |   |   |   |   |

# **Instruction Formats and Opcode 2**

MPYR (土)S,#n,D



MPYRI MPYRI

# **Signed Multiply and Round With Immediate Operand**

#### Operation

#### **Assembler Syntax**

 $\pm$ #xxxx \* S + r  $\rightarrow$  D

**MPYRI** 


(土)#xxxx,S,D

#### Instruction Fields

| {S}              | qq | Source register [X0,Y0,X1,Y1] (see <b>Table 12-16</b> on page 12-24) |
|------------------|----|--|
| {D}              | d  | Destination accumulator [A,B] (see <b>Table 12-13</b> on page 12-22) |
| { <del>±</del> } | k  | Sign [+,-] (see <b>Table 12-16</b> on page 12-24)                    |
| #xxxx            |    | 24-bit Immediate Long Data extension word                            |


Description Multiply the two signed 24-bit source operands #xxxx and S, round the result using either convergent or two's-complement rounding, and store it in the specified 56-bit destination accumulator D. The "-" sign option is used to negate the product before rounding. The default sign option is "+". The contribution of the LS bits of the result is rounded into the upper portion of the destination accumulator. Once the rounding has been completed, the LS bits of the destination accumulator D are loaded with 0s to maintain an unbiased accumulator value that can be reused by the next instruction. The upper portion of the accumulator contains the rounded result that can be read out to the data buses. Refer to the RND instruction for more complete information on the rounding process.


#### **Condition Codes**



- $\checkmark$  This bit is changed according to the standard definition.
- This bit is unchanged by the instruction.

## **Instruction Formats and Opcode**





**NEG** 

# **Negate Accumulator**

**NEG** 

**Operation** 

**Assembler Syntax** 

 $0-D\to D$ 

(parallel move)

NEG D (parallel move)

### **Instruction Fields**

Destination accumulator [A,B] (see **Table 12-13** on page 12-22)

**Description** Negate the destination operand D and store the result in the destination accumulator. This is a 56-bit, two's-complement operation.

## **Condition Codes**

| 7 | 6   | 5 | 4 | 3 | 2 | 1 | 0 |  |  |
|---|-----|---|---|---|---|---|---|--|--|
| S | L   | Е | U | N | Z | V | С |  |  |
| V | √   | √ | √ | √ | √ | √ | _ |  |  |
|   | CCR |   |   |   |   |   |   |  |  |

- √ Changed according to the standard definition.
- Unchanged by the instruction.

## **Instruction Formats and Opcodes**

NEG D

| 23 | 16 15 8                              | 7 |   |   |   |   |   |   | 0 |
|----|--------------------------------------|---|---|---|---|---|---|---|---|
|    | Data Bus Move Field                  | 0 | 0 | 1 | 1 | d | 1 | 1 | 0 |
|    | Optional Effective Address Extension |   |   |   |   |   |   |   |   |

**NOP** 

# **No Operation**

**NOP** 

Operation

**Assembler Syntax** 

 $PC+1 \rightarrow PC$ 


NOP

### **Instruction Fields**

None

**Description** Increment the Program Counter (PC). Pending pipeline actions, if any, are completed. Execution continues with the instruction following the NOP.

### **Condition Codes**



This bit is unchanged by the instruction.

## **Instruction Formats and Opcode**

NOP

| 23 |   |   |   |   |   |   |   | 15 | 15 8 |   |   |   |   | 7 |   |   |   |   |   | 0 |   |   |   |
|----|---|---|---|---|---|---|---|----|------|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0  | 0    | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

# **NORM**

## **Norm Accumulator Iterations**

**NORM** 

**Operation** 

## **Assembler Syntax**

If  $\overline{\mathbb{E}} \bullet U \bullet \overline{\mathbb{Z}}=1$ , then ASL D and Rn–1fiRn else if E=1, then ASR D and Rn+1fiR else NOP

NORM Rn,D

where  $\overline{E}$  denotes the logical complement of E and  $\bullet$  denotes the logical AND operator

#### Instruction Fields

Destination accumulator [A,B] (see **Table 12-13** on page 12-22)

{Rn} RRR Address register [R0-R7]

Description Perform one normalization iteration on the specified destination operand D, update the specified address register Rn based upon the results of that iteration, and store the result back in the destination accumulator. This is a 56-bit operation. If the accumulator extension is not in use, the accumulator is unnormalized, and the accumulator is not zero, the destination operand is arithmetically shifted one bit to the left, and the specified address register is decremented by 1. If the accumulator extension register is in use, the destination operand is arithmetically shifted one bit to the right, and the specified address register is incremented by 1. If the accumulator is normalized or zero, a NOP is executed and the specified address register is not affected. Since the operation of the NORM instruction depends on the E, U, and Z condition code register bits, these bits must correctly reflect the current state of the destination accumulator prior to executing the NORM instruction.


#### **Condition Codes**

| 7 | 6   | 5 | 4 | 3 | 2 | 1 | 0 |  |
|---|-----|---|---|---|---|---|---|--|
| S | L   | Е | U | N | Z | ٧ | С |  |
| _ | √   | √ | √ | √ | √ | * | _ |  |
|   | CCR |   |   |   |   |   |   |  |

- \* V Set if bit 55 is changed as a result of a left shift
- $\checkmark$  This bit is changed according to the standard definition
- This bit is unchanged by the instruction

#### **Instruction Formats and Opcode**

NORM Rn,D



# **NORMF**

## **Fast Accumulator Normalization**

**NORMF** 

**Operation** 

**Assembler Syntax** 

If S[23] = 0 then ASR S,D else ASL -S.D

NORMF S,D

### Instruction Fields

Source register [X0,X1,Y0,Y1,A1,B1] (see **Table 12-13** on page 12-22)

Destination accumulator [A,B] (see **Table 12-13** on page 12-22)

Description Arithmetically shift the destination accumulator either left or right as specified by the source operand sign and value. If the source operand is negative then the accumulator is left shifted, and if the source operand is positive then it is right shifted. The source accumulator value should be between +56 to -55 (or +40 to -39 in sixteen bit mode). This instruction can be used to normalize the specified accumulator D, by arithmetically shifting it either left or right so as to bring the leading one or zero to bit location 46. The number of needed shifts is specified by the source operand. This number could be calculated by a previous CLB instruction. For normalization the source accumulator value should be between +8 to -47 (or +8 to -31 in Sixteen- bit Arithmetic mode). NORMF is a 56 bit operation.

### **Condition Codes**

|   | CCR |   |   |   |   |   |   |  |  |
|---|-----|---|---|---|---|---|---|--|--|
| _ | √   | √ | √ | √ | √ | * | _ |  |  |
| S | L   | Е | U | N | Z | V | С |  |  |
| 7 | 6   | 5 | 4 | 3 | 2 | 1 | 0 |  |  |

- <sup>\*</sup> V Set if bit 39 is changed any time during the shift operation, and cleared otherwise.
- Changed according to the standard definition.
- Unchanged by the instruction.

## **Example**

CLB A,B ;Count leading bits NORMF B1,A ;Normalize A.

If the base exponent is stored in R1 it can be updated by the following commands:

MOVE B1,N1 ;Update N1 with shift amount MOVE (R1)+N1 ;Increment or decrement exponent

# **NORMF**

## **Fast Accumulator Normalization**

**NORMF** 

Prior to execution, the 56-bit A accumulator contains the value \$20:0000:0000. The CLB instruction updates the B accumulator to the number of needed shifts, seven in this example. The NORMF instruction performs seven shifts to the right on A accumulator, and normalization of A is achieved. The exponent register is updated according to the number of shifts.

| Before execution | After execution |
|------------------|-----------------|
|                  |                 |

CLB A,BA: \$20:0000:0000 B: \$00:0007:0000

NORMF B1, A A: \$20:0000:0000 A: \$00:4000:0000

### **Instruction Formats and Opcode**

**NOT** 

# **Logical Complement**

**NOT** 

Operation

## **Assembler Syntax**

D[31:16] fi D[31:16] (parallel move)

NOT D (parallel move)

where "—" denotes the logical NOT operator.

#### **Instruction Fields**

Destination accumulator [A,B] (see **Table 12-13** on page 12-22)

**Description** Take the one's complement of bits 47–24 of the destination operand D and store the result back in bits 47–24 of the destination accumulator. This is a 24-bit operation. The remaining bits of D are not affected.

### **Condition Codes**

| 7   | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
|-----|---|---|---|---|---|---|---|--|
| S   | L | Е | U | N | Z | V | С |  |
|     | √ | _ | _ | * | * | * | _ |  |
| CCR |   |   |   |   |   |   |   |  |

- \* N Set if bit 47 of the result is set.
- \* Z Set if bits 47–24 of the result are 0.
- \* V Always cleared.
- $\checkmark$  Changed according to the standard definition.
- Unchanged by the instruction.

## **Instruction Formats and Opcodes**

NOT D

| 23                                   | 16 15               | 8 | 7 |   |   |   |   |   |   | 0 |
|--------------------------------------|---------------------|---|---|---|---|---|---|---|---|---|
|                                      | Data Bus Move Field |   | 0 | 0 | 0 | 1 | d | 1 | 1 | 1 |
| Optional Effective Address Extension |                     |   |   |   |   |   |   |   |   |   |

# OR

# **Logical Inclusive OR**

OR

Operation Assembler Syntax

 $S \oplus D[47:24] \rightarrow D[47:24]$  (parallel move) OR S,D (parallel move)

 $\#xx \oplus D[47:24] \rightarrow D[47:24]$  OR #xx,D

 $\#xxxx \oplus D[47:24] \rightarrow D[47:24]$  OR #xxxx,D

where  $\oplus$  denotes the logical inclusive OR operator.

#### Instruction Fields

Source input register [X0,X1,Y0,Y1] (see **Table 12-13** on page 12-22)

Destination accumulator [A/B] (see **Table 12-13** on page 12-22)

\*\*Table 12-13 on page 12-22)

\*\*Table 12-13 on page 12-22)

{#xxxx} 24-bit Immediate Long Data extension word

Description Logically inclusive OR the source operand S with bits 47–24 of the destination operand D and store the result in bits 47–24 of the destination accumulator. The source can be a 24-bit register, 6-bit short immediate, or 24-bit long immediate. This instruction is a 24-bit operation. The remaining bits of the destination operand D are not affected. When using 6-bit immediate data, the data is interpreted as an unsigned integer. That is, the six bits are right aligned, and the remaining bits are zeroed to form a 16-bit source operand.

#### **Condition Codes**

| 7   | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
|-----|---|---|---|---|---|---|---|--|
| S   | L | Е | U | N | Z | V | С |  |
| √   | V | _ | _ | * | * | * | _ |  |
| CCR |   |   |   |   |   |   |   |  |


- \* N Set if bit 47 of the result is set.
- \* Z Set if bits 47–24 of the result are 0.
- \* V Always cleared.
- √ Changed according to the standard definition.
- Unchanged by the instruction.

**OR** 

# **Logical Inclusive OR**

**OR** 

## **Instruction Formats and Opcodes**



ORI

## **OR Immediate With Control Register**

ORI

**Operation** 

**Assembler Syntax** 

 $\#xx + D \rightarrow D$ 

OR(I)

#xx,D

where + denotes the logical inclusive OR operator.

#### **Instruction Fields**

Program Controller register [MR,CCR,COM,EOM] (see **Table 12-13** 

on page 12-22)

{#xx} iiiiiiii Immediate Short Data

**Description** Logically OR the 8-bit immediate operand (#xx) with the contents of the destination control register D and store the result in the destination control register. The condition codes are affected only when the Condition Code Register (CCR) is specified as the destination operand.

#### **Condition Codes**

| 7 | 6 | 5 | 4 | 3  | 2 | 1 | 0 |
|---|---|---|---|----|---|---|---|
| S | L | Е | U | N  | Z | V | С |
| * | * | * | * | *  | * | * | * |
|   |   |   | C | CR |   |   |   |

## For CCR Operand:


- \* Set if bit 7 of the immediate operand is set.
- \* L Set if bit 6 of the immediate operand is set.
- \* E Set if bit 5 of the immediate operand is set.
- \* U Set if bit 4 of the immediate operand is set.
- \* N Set if bit 3 of the immediate operand is set.
- \* Z Set if bit 2 of the immediate operand is set.
- \* V Set if bit 1 of the immediate operand is set.
- \* C Set if bit 0 of the immediate operand is set.

## For MR and OMR Operands:

The condition codes are not affected using these operands.

### **Instruction Formats and Opcodes**

OR(I) #xx,D



**PFLUSH** 

## **Program Cache Flush**

**PFLUSH** 

Operation Assembler Syntax


Flush instruction cache PFLUSH

#### **Instruction Fields**

None

**Description** Flush the whole instruction cache, unlock all cache sectors, set the LRU stack and tag registers to their default values. The PFLUSH instruction is enabled only in Cache Mode. When the cache is disabled, execution of this instruction causes an illegal instruction trap.

#### **Condition Codes**



This bit is unchanged by the instruction

## **Instruction Formats and Opcode**

# **PFLUSHUN**

# **PFLUSHUN**

## **Program Cache Flush Unlocked Sections**

Operation Assembler Syntax

Flush Unlocked instruction cache sectors


**PFLUSHUN** 

#### **Instruction Fields**

None

**Description** Flush the instruction cache sectors that are unlocked, set the LRU stack to its default value and set the unlocked tag registers to their default values. The PFLUSHUN instruction is enabled only in Cache mode. When the cache is disabled, execution of this instruction causes an illegal instruction trap.


### **Condition Codes**



This bit is unchanged by the instruction

## **Instruction Formats and Opcode**

**PFLUSHUN** 



**PFREE** 

# **Program Cache Global Unlock**

**PFREE** 

**Operation** 

**Assembler Syntax** 

Unlock all locked sectors


PFREE

#### **Instruction Fields**

None

**Description** Unlock all the locked cache sectors in the instruction cache. The PFREE instruction is enabled only in Cache Mode. When the cache is disabled, execution of this instruction causes an illegal instruction trap.

### **Condition Codes**



Unchanged by the instruction

## **Instruction Formats and Opcode**

PFREE

| 23 |   |   |   |   |   |   | 16 | 15 |   |   |   |   |   |   | 8 | 7 |   |   |   |   |   |   | 0 |   |
|----|---|---|---|---|---|---|----|----|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |

PLOCK PLOCK

## **Lock Instruction Cache Sector**

Operation Assembler Syntax


Lock sector by effective address PLOCK ea

**Instruction Fields** 

**Effective Address (see Table 12-13 on page 12-22)** 

Description Lock the cache sector to which the specified effective address belongs. If the specified effective address does not belong to any cache sector and is therefore definitely locked, nevertheless, load the least recently used cache sector tag with the 17 most significant bits of the specified address. Update the LRU stack accordingly. All memory alterable addressing modes can be used for the effective address, but not a short absolute address. The PLOCK instruction is enabled only in Cache mode. In PRAM mode it causes an illegal instruction trap.


#### **Condition Codes**



Unchanged by the instruction

## **Instruction Formats and Opcodes**

PUNLOCK ea



PLOCKR PLOCKR

## **Lock Instruction Cache Relative Sector**

Operation

**Assembler Syntax** 

Lock sector by PC+xxxx

PLOCKR xxxx

### **Instruction Fields**

None

Description Lock the cache sector to which the sum PC + specified displacement belongs. If the sum does not belong to any cache sector, then load the 17 most significant bits of the sum into the least recently used cache sector tag, and then lock that cache sector. Update the LRU stack accordingly. The displacement is a twos-complement 24-bit integer that represents the relative distance from the current PC to the address to be locked. The PLOCKR instruction is enabled only in Cache Mode. When the cache is disabled, execution of this instruction causes an illegal instruction trap.

#### **Condition Codes**

| 7 | 6 | 5 | 4  | 3  | 2 | 1 | 0 |
|---|---|---|----|----|---|---|---|
| S | L | Е | U  | N  | Z | V | С |
| _ | _ | _ | _  |    | _ | _ | _ |
|   |   |   | CC | CR |   |   |   |

Unchanged by the instruction

### **Instruction Formats and Opcodes**

PLOCKR xxxx

| 23 |   |   |   |   |   |   | 16 | 15 |    |    |    |    |     |     | 8  | 7  |   |   |   |   |   |   | 0 |
|----|---|---|---|---|---|---|----|----|----|----|----|----|-----|-----|----|----|---|---|---|---|---|---|---|
| 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0  | 0  | 0  | 0  | 0  | 0  | 0   | 0   | 0  | 0  | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
|    |   |   |   |   |   |   | ΑD | DR | ES | SE | ΧT | EN | SIC | N N | NO | RD |   |   |   |   |   |   |   |

# **PUNLOCK**

# **PUNLOCK**

## **Unlock Instruction Cache Sector**

Operation Assembler Syntax


Unlock sector by effective address PUNLOCK ea

**Instruction Fields** 

(ea) MMMRRR Effective Address (see **Table 12-13** on page 12-22)

Description Unlock the cache sector to which the specified effective address belongs. If the specified effective address does not belong to any cache sector, and is therefore definitely unlocked, nevertheless, load the least recently used cache sector tag with the 17 most significant bits of the specified address. Update the LRU stack accordingly. All memory alterable addressing modes may be used for the effective address, but not a short absolute address. The PUNLOCK instruction is enabled only in Cache mode. In PRAM mode it causes an illegal instruction trap.


#### **Condition Codes**



Unchanged by the instruction

## **Instruction Formats and Opcodes**

PUNLOCK ea



# **PUNLOCKR**

# **PUNLOCKR**

## **Unlock Instruction Cache Relative Sector**

Operation

**Assembler Syntax** 

Unlock sector by PC+xxxx

**PUNLOCKR** 


XXXX

#### **Instruction Fields**

None

Description Unlock the cache sector to which the sum PC + specified displacement belongs. If the sum does not belong to any cache sector, and is therefore definitely unlocked, nevertheless, load the least recently used cache sector tag with the 17 most significant bits of the sum. Update the LRU stack accordingly. The displacement is a twos-complement 24-bit integer that represents the relative distance from the current PC to the address to be locked. The PUNLOCKR instruction is enabled only in Cache mode. In PRAM mode it causes an illegal instruction trap.


## **Condition Codes**



Unchanged by the instruction

## **Instruction Formats and Opcodes**

PUNLOCKR xxxx



# **REP**

## Repeat Next Instruction

**REP** 

REP

Operation **Assembler Syntax** 

 $LC \rightarrow TEMP$ ; [X or y]:ea  $\rightarrow LC$ **REP** [X or Y]:ea

Repeat next instruction until LC = 1  $\mathsf{TEMP} \to \mathsf{LC}$ 

 $LC \rightarrow TEMP$ ; [X or Y]:aa  $\rightarrow LC$ **REP** [X or Y]:aa

Repeat next instruction until LC = 1  $\mathsf{TEMP} \to \mathsf{LC}$ 

S

 $LC \rightarrow TEMP:S \rightarrow LC$ Repeat next instruction until LC = 1

 $\mathsf{TEMP} \to \mathsf{LC}$ 

 $LC \rightarrow TEMP;\#xxx \rightarrow LC$ **REP** #xxx

Repeat next instruction until LC = 1

 $\mathsf{TEMP} \to \mathsf{LC}$ 

#### **Instruction Fields**

{ea} MMMRRR Effective Address {X/Y} S Memory Space [X,Y] **See Table 12-13** {aa} aaaaaa Absolute Short Address on page 12-22 hhhhiiiiiiii {#xxx} **Immediate Short Data** dddddd **{S}** Source register [all on-chip registers]

Repeat the single-word instruction immediately following the REP instruction the specified number of times. The value specifying the number of times the given instruction is to be repeated is loaded into the 24-bit loop counter (LC) register. The single-word instruction is then executed the specified number of times, decrementing the loop counter (LC) after each execution until LC = 1. When the REP instruction is in effect, the repeated instruction is fetched only one time, and it remains in the instruction register for the duration of the loop count. Thus, the REP instruction is not interruptible (sequential repeats are also not interruptible). The current loop counter (LC) value is stored in an internal temporary register. If LC is set equal to zero, the instruction is repeated 65,536 times. The instruction's effective address specifies the address of the value which is to be loaded into the loop counter (LC). All address register indirect addressing modes can be used. The absolute short and the immediate short addressing modes may also be used. The four MS bits of the 12-bit immediate value are zeroed to form the 24-bit value that is to be loaded into the loop counter (LC).

If the System Stack register SSH is specified as a source operand, the system Stack Pointer (SP) is post-decremented by 1 after SSH has been read.

**REP** 

# **Repeat Next Instruction**

**REP** 

## **Condition Codes**

| \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | Λ | _ |   | CR | _ | _ | _ |
|---------------------------------------|---|---|---|----|---|---|---|
|                                       | 1 |   |   |    |   |   |   |
| S                                     | L | Е | U | N  | Z | ٧ | С |
| 7                                     | 6 | 5 | 4 | 3  | 2 | 1 | 0 |

- $\checkmark$  Changed according to the standard definition.
- Unchanged by the instruction.

## **Instruction Formats and Opcodes**

|     |             | 23 |   |   |   |   |   |   | 16 | 15 |   |   |   |   |   |   | 8 | 7 |   |   |   |   |   |   | 0 |
|-----|-------------|----|---|---|---|---|---|---|----|----|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| REP | [X or Y]:ea | 0  | 0 | 0 | 0 | 0 | 1 | 1 | 0  | 0  | 1 | М | М | М | R | R | R | 0 | S | 1 | 0 | 0 | 0 | 0 | 0 |
|     |             |    |   |   |   |   |   |   |    |    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
|     |             | 23 |   |   |   |   |   |   | 16 | 15 |   |   |   |   |   |   | 8 | 7 |   |   |   |   |   |   | 0 |
| REP | [X or Y]:aa | 0  | 0 | 0 | 0 | 0 | 1 | 1 | 0  | 0  | 0 | а | а | а | а | а | а | 0 | S | 1 | 0 | 0 | 0 | 0 | 0 |
|     |             |    |   |   |   |   |   |   |    |    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
|     |             | 23 |   |   |   |   |   |   | 16 | 15 |   |   |   |   |   |   | 8 | 7 |   |   |   |   |   |   | 0 |
| REP | #xxx        | 0  | 0 | 0 | 0 | 0 | 1 | 1 | 0  | i  | i | i | i | i | i | i | i | 1 | 0 | 1 | 0 | h | h | h | h |
|     |             |    |   |   |   |   |   |   |    |    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
|     |             | 23 |   |   |   |   |   |   | 16 | 15 |   |   |   |   |   |   | 8 | 7 |   |   |   |   |   |   | 0 |
| REP | S           | 0  | 0 | 0 | 0 | 0 | 1 | 1 | 0  | 1  | 1 | d | d | d | d | d | d | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |

**RESET** 

## **Reset On-Chip Peripheral Devices**

**RESET** 

**Operation** 

**Assembler Syntax** 

Reset the interrupt priority register and all on-chip peripherals


RESET

#### **Instruction Fields**

None.

**Description** Reset the interrupt priority register and all on-chip peripherals. This is a software reset, which is *not* equivalent to a hardware RESET since only on-chip peripherals and the interrupt structure are affected. The processor state is not affected, and execution continues with the next instruction. All interrupt sources are disabled except for the stack error, NMI, illegal instruction, Trap, Debug request, and hardware reset interrupts.


### **Condition Codes**



Unchanged by the instruction.

## **Instruction Formats and Opcode**

**RESET** 



**RND** 

## **Round Accumulator**

**RND** 

**Operation** 

**Assembler Syntax** 

 $D + r \rightarrow D$ 

(parallel move)

RND D

(parallel move)

### **Instruction Fields**

(D) d Destination accumulator [A,B] (see **Table 12-13** on page 12-22)

**Description** Round the 56-bit value in the specified destination operand D and store the result in the destination accumulator (A or B). The contribution of the LSBs of the operand is rounded into the upper portion of the operand by adding a rounding constant to the LSBs of the operand. The upper portion of the destination accumulator contains the rounded result. The boundary between the lower portion and the upper portion is determined by the scaling mode bits S0 and S1 in the Status Register (SR).

Two types of rounding can be used: convergent rounding (also called round to nearest (even)) or twos-complement rounding. The type of rounding is selected by the Rounding Mode bit (RM) in the MR portion of the SR. In both rounding modes a rounding constant is first added to the unrounded result. The value of the rounding constant added is determined by the scaling mode bits S0 and S1 in the SR. A 1 is positioned in the rounding constant aligned with the MSB of the current LS portion, that is, the rounding constant weight is actually equal to half the weight of the upper portion's LSB. The following table shows the rounding position and rounding constant as determined by the scaling mode bits:

|    |    |              | Rounding |         | Rour | ding Cor | stant |        |  |
|----|----|--------------|----------|---------|------|----------|-------|--------|--|
| S1 | S0 | Scaling Mode | Position | 55 - 25 | 24   | 23       | 22    | 21 - 0 |  |
| 0  | 0  | No Scaling   | 23       | 00      | 0    | 1        | 0     | 00     |  |
| 0  | 1  | Scale Down   | 24       | 00      | 1    | 0        | 0     | 00     |  |
| 1  | 0  | Scale Up     | 22       | 00      | 0    | 0        | 1     | 00     |  |

If convergent rounding is used, the result of this addition is tested and if all the bits of the result to the right of, and including, the rounding position are cleared, then the bit to the left of the rounding position is cleared in the result. This ensures that the result is not biased. In both rounding modes, the Least Significant Bits (LSBs) of the result are cleared. The number of LSBs cleared is determined by the Scaling Mode bits in the Status Register (SR). All bits to the right of and including the rounding position are cleared in the result.

In Sixteen-bit Arithmetic mode the 40-bit value (in the 56-bit destination operand D) is rounded and stored in the destination accumulator (A or B). This implies that the

# **RND**

## **Round Accumulator**

**RND** 

boundary between the lower portion and upper portion is in a different position then in 24 bit mode. The following table shows the rounding position and rounding constant in sixteen bit arithmetic mode, as determined by the scaling mode bits:

|    |    |              | Rounding |         | Rour | iding Cor | stant |        |
|----|----|--------------|----------|---------|------|-----------|-------|--------|
| S1 | S0 | Scaling Mode | Position | 55 - 33 | 32   | 23        | 22    | 21 - 8 |
| 0  | 0  | No Scaling   | 31       | 00      | 0    | 1         | 0     | 00     |
| 0  | 1  | Scale Down   | 32       | 00      | 1    | 0         | 0     | 00     |
| 1  | 0  | Scale Up     | 30       | 00      | 0    | 0         | 1     | 00     |

### **Condition Codes**

| 7 | 6 | 5 | 4 | 3  | 2 | 1 | 0 |
|---|---|---|---|----|---|---|---|
| S | L | Е | U | N  | Z | V | С |
| √ | √ | √ | √ | √  | √ | √ |   |
|   |   |   | C | CR |   |   |   |

- √ Changed according to the standard definition.
- Unchanged by the instruction.

## **Instruction Formats and Opcodes**

|     |   | 23 | 16 15                  | 8        | 7    |   |   |   |   |   |   | 0 |
|-----|---|----|------------------------|----------|------|---|---|---|---|---|---|---|
| RND | D |    | Data Bus Move Field    |          | 0    | 0 | 0 | 1 | d | 0 | 0 | 1 |
|     |   |    | Optional Effective Add | ess Exte | nsic | n |   |   |   |   |   |   |

ROL Rotate Left ROL

## **Operation**



## **Assembler Syntax**


ROL D (parallel move)

#### **Instruction Fields**

Destination accumulator [A,B] (see **Table 12-13** on page 12-22)

**Description** Rotate bits 47–24 of the destination operand D one bit to the left and store the result in the destination accumulator. The Carry bit (C) receives the previous value of bit 47 of the operand. The previous value of the C bit is shifted into bit 24 of the operand. This instruction is a 24-bit operation. The remaining bits of destination operand D are not affected.

#### **Condition Codes**



- \* N Set if bit 47 of the result is set.
- \* Z Set if bits 47–24 of the result are 0.
- \* V This bit is always cleared.
- \* C Set if bit 47 of the destination operand is set, and cleared otherwise.
- Changed according to the standard definition.
- Unchanged by the instruction.

## **Instruction Formats and Opcodes**

ROL D

| 23                                   | 16 15               | 8 | 7 |   |   |   |   |   |   | 0 |  |
|--------------------------------------|---------------------|---|---|---|---|---|---|---|---|---|--|
|                                      | Data Bus Move Field |   | 0 | 0 | 1 | 1 | d | 1 | 1 | 1 |  |
| Optional Effective Address Extension |                     |   |   |   |   |   |   |   |   |   |  |

**ROR** 

# **Rotate Right**

**ROR** 

## **Operation**



## **Assembler Syntax**

ROR D (parallel move)

#### **Instruction Fields**

Destination accumulator [A,B] (see **Table 12-13** on page 12-22)

**Description** Rotate bits 47–24 of the destination operand D one bit to the right and store the result in the destination accumulator. The Carry bit (C) receives the previous value of bit 24 of the operand. The previous value of the C bit is shifted into bit 47 of the operand. This instruction is a 24-bit operation. The remaining bits of destination operand D are not affected.

#### **Condition Codes**

| 7 | 6 | 5 | 4 | 3  | 2 | 1 | 0 |
|---|---|---|---|----|---|---|---|
| S | L | Е | U | N  | Z | V | С |
| V | V | _ | _ | *  | * | * | * |
|   |   |   | C | CR |   |   |   |

- \* N Set if bit 47 of the result is set.
- \* Z Set if bits 47–24 of the result are 0.
- \* V Always cleared.
- \* C Set if bit 47 of the destination operand is set, and cleared otherwise.
- Changed according to the standard definition.
- Unchanged by the instruction.

### **Instruction Formats and Opcodes**

ROR D

| 23                                   | 16 15               | 8 | 7 |   |   |   |   |   |   | 0 |
|--------------------------------------|---------------------|---|---|---|---|---|---|---|---|---|
|                                      | Data Bus Move Field |   | 0 | 0 | 1 | 0 | d | 1 | 1 | 1 |
| Optional Effective Address Extension |                     |   |   |   |   |   |   |   |   |   |

**RTI** 

## **Return From Interrupt**

RTI

**Operation** 

**Assembler Syntax** 

SSH  $\rightarrow$  PC; SSL  $\rightarrow$  SR; SP  $-1 \rightarrow$  SP

RTI

#### **Instruction Fields**

None.

**Description** Pull the Program Counter (PC) and the Status Register (SR) from the system stack. The previous PC and SR values are lost.


### **Condition Codes**

| 7 | 6   | 5 | 4 | 3 | 2 | 1 | 0 |  |  |  |  |  |  |  |
|---|-----|---|---|---|---|---|---|--|--|--|--|--|--|--|
| S | L   | Е | U | N | Z | V | С |  |  |  |  |  |  |  |
| * | *   | * | * | * | * | * | * |  |  |  |  |  |  |  |
|   | CCR |   |   |   |   |   |   |  |  |  |  |  |  |  |

- \* Set according to the value pulled from the stack.
- \* L Set according to the value pulled from the stack.
- \* E Set according to the value pulled from the stack.
- \* U Set according to the value pulled from the stack.
- \* N Set according to the value pulled from the stack.
- \* Z Set according to the value pulled from the stack.
- \* V Set according to the value pulled from the stack.
- \* C Set according to the value pulled from the stack.

## **Instruction Formats and Opcode**

RTI



**RTS** 

## **Return From Subroutine**

**RTS** 

**Operation** 

**Assembler Syntax** 

 $SSH \rightarrow PC$ ;  $SP - 1 \rightarrow SP$ 

RTS

#### **Instruction Fields**

None.

**Description** Pull the Program Counter (PC) from the system stack. The previous PC value is lost. The Status Register (SR) is not affected.

### **Condition Codes**

| 7 | 6   | 5 | 4 | 3 | 2 | 1 | 0 |  |  |  |  |  |  |
|---|-----|---|---|---|---|---|---|--|--|--|--|--|--|
| S | L   | Е | U | N | Z | V | С |  |  |  |  |  |  |
| _ |     | _ | _ | _ | _ | _ | _ |  |  |  |  |  |  |
|   | CCR |   |   |   |   |   |   |  |  |  |  |  |  |

Unchanged by the instruction.

## **Instruction Formats and Opcode**

RTS

| 23 |   |   |   |   |   |   | 16 | 15 |   |   |   |   |   |   | 8 | 7 |   |   |   |   |   |   | 0 |  |
|----|---|---|---|---|---|---|----|----|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|--|
| 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |  |

**SBC** 

# **Subtract Long With Carry**

**SBC** 

**Operation** 

## **Assembler Syntax**

 $\mathsf{D}-\mathsf{S}-\mathsf{C}\to\mathsf{D}$ 

(parallel move)

SBC S,D

(parallel move)

#### **Instruction Fields**

Source register [X,Y] (see **Table 12-13** on page 12-22)

Destination accumulator [A,B] (see **Table 12-13** on page 12-22)

Description Subtract the source operand S and the Carry bit(C) from the destination operand D and store the result in the destination accumulator. Long words (48-bit words) are subtracted from the 56-bit destination accumulator. Note that the C bit is set correctly for multiple-precision arithmetic using long-word operands if the extension register of the destination accumulator (A2 or B2) is the sign extension of bit 47 of the destination accumulator (A or B).

### **Condition Codes**

| 7 | 6   | 5 | 4 | 3 | 2 | 1 | 0 |  |  |  |  |  |  |
|---|-----|---|---|---|---|---|---|--|--|--|--|--|--|
| S | L   | Е | U | N | Z | V | С |  |  |  |  |  |  |
| √ | √   | √ | √ | √ | √ | √ | √ |  |  |  |  |  |  |
|   | CCR |   |   |   |   |   |   |  |  |  |  |  |  |

<sup>√</sup> Changed according to the standard definition.

### **Instruction Formats and Opcodes**

SBC S,D

| 23 | 16 15                   | 8        | 7    |   |   |   |   |   |   | 0 |
|----|-------------------------|----------|------|---|---|---|---|---|---|---|
|    | Data Bus Move Field     |          | 0    | 0 | 1 | J | d | 1 | 0 | 1 |
|    | Optional Effective Addr | ess Exte | nsic | n |   |   |   |   |   |   |

**STOP** 

## **Stop Instruction Processing**

**STOP** 

Operation

**Assembler Syntax** 

Enter the stop processing state and stop the clock oscillator

STOP

#### Instruction Fields

None

Description Enter the Stop processing state. All activity in the processor is suspended until the RESET or IRQA pin is asserted or the Debug Request JTAG command is detected. The clock oscillator is gated off internally. The Stop processing state is a low-power standby state. During the Stop state, the destination port is in an idle state with the control signals held inactive, the data pins are high impedance, and the address pins are unchanged from the previous instruction. If the exit from the Stop state is caused by a low level on the RESET pin, then the processor enters the reset processing state. If the exit from the Stop state was caused by a low level on the IRQA pin, then the processor will service the highest priority pending interrupt and will not service the IRQA interrupt unless it is highest priority. If no interrupt is pending, the processor will resume program execution at the instruction following the STOP instruction that caused the entry into the Stop state. Program execution (interrupt or normal flow) resumes after an internal delay counter counts:

- If the Stop Delay (SD, OMR[6]) bit is cleared—131,070 clock cycles
- If the Stop Delay (SD, OMR[6]) bit is set—24 clock cycles
- If the Stop Processing State (PSTP, PCTL1[5]) is set—8.5 clock cycles

During the clock stabilization count delay, all peripherals and external interrupts are cleared and re-enabled/arbitrated at the end of the count interval. If the  $\overline{\text{IRQA}}$  pin is asserted when the STOP instruction is executed, the clock is not gated off, and only the internal delay counter is started.

## **Condition Codes**

| CCR |   |   |   |   |   |   |   |  |  |  |  |  |
|-----|---|---|---|---|---|---|---|--|--|--|--|--|
| _   |   | _ | _ | _ | _ | _ | _ |  |  |  |  |  |
| S   | L | E | U | N | Z | V | С |  |  |  |  |  |
| 7   | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |  |  |  |  |

Unchanged by the instruction.

**STOP** 

# **Stop Instruction Processing**

**STOP** 

## **Instruction Formats and Opcode**

STOP

| 23 |   |   |   |   |   |   | 16 | 15 |   |   |   |   |   |   | 8 | 7 |   |   |   |   |   |   | 0 |
|----|---|---|---|---|---|---|----|----|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |

SUB Subtract SUB

## Operation Assembler Syntax

 $D-S \rightarrow D$  (parallel move) SUB S, D (parallel move)

 $D - \#xx \rightarrow D$  SUB #xx, D

 $D - \#xxxx \rightarrow D$  SUB #xxxx,D

## **Instruction Fields**

Source register [B/A,X,Y,X0,Y0,X1,Y1] (see **Table 12-13** on page 12-22)

Destination accumulator [A/B] (see **Table 12-13** on page 12-22)


\*\*Table 12-13 on page 12-22)

\*\*Table 12-13 on page 12-22)

{#xxxx} 24-bit Immediate Long Data extension word

Description Subtract the source operand from the destination operand D and store the result in the destination operand D. The source can be a register (24-bit word, 48-bit long word, or 56-bit accumulator), 6-bit short immediate, or 24-bit long immediate. When using 6-bit immediate data, the data is interpreted as an unsigned integer. That is, the six bits are right-aligned and the remaining bits are zeroed to form a 16-bit source operand. Note that the Carry bit (C) is set correctly using word or long-word source operands if the extension register of the destination accumulator (A2 or B2) is the sign extension of bit 47 of the destination accumulator (A or B). The C bit is always set correctly using accumulator source operands.

#### **Condition Codes**



√ Changed according to the standard definition.

## **Instruction Formats and Opcodes**

|             | 23 |   |   |   |   |     |     | 16   | 15  |     |       |      |     |      |     | 8   | 7    |   |   |   |   |   |   | 0 |
|-------------|----|---|---|---|---|-----|-----|------|-----|-----|-------|------|-----|------|-----|-----|------|---|---|---|---|---|---|---|
| SUB S,D     |    |   |   |   |   | Dat | а В | us I | Mον | e F | ield  |      |     |      |     |     | 0    | J | J | J | d | 1 | 0 | 0 |
|             |    |   |   |   |   |     | С   | ptic | nal | Ef  | fecti | ve / | Add | Ires | s E | xte | nsic | n |   |   |   |   |   |   |
|             |    |   |   |   |   |     |     |      |     |     |       |      |     |      |     |     |      |   |   |   |   |   |   |   |
|             | 23 |   |   |   |   |     |     | 16   | 15  |     |       |      |     |      |     | 8   | 7    |   |   |   |   |   |   | 0 |
|             | 0  | 0 | 0 | 0 | 0 | 0   | 0   | 1    | 0   | 1   | i     | i    | i   | i    | i   | i   | 1    | 0 | 0 | 0 | d | 1 | 0 | 0 |
| SUB #xx,D   |    |   |   |   |   |     |     |      |     |     |       |      |     |      |     |     |      |   |   |   |   |   |   |   |
|             |    |   |   |   |   |     |     |      |     |     |       |      |     |      |     |     |      |   |   |   |   |   |   |   |
|             | 23 |   |   |   |   |     |     | 16   | 15  |     |       |      |     |      |     | 8   | 7    |   |   |   |   |   |   | 0 |
| SUB #xxxx,D | 0  | 0 | 0 | 0 | 0 | 0   | 0   | 1    | 0   | 1   | 0     | 0    | 0   | 0    | 0   | 0   | 1    | 1 | 0 | 0 | d | 1 | 0 | 0 |
|             |    |   |   |   |   |     |     |      | lm  | me  | diate | e Da | ata | Ext  | ens | ion |      |   |   |   |   |   |   |   |

# **SUBL**

## **Shift Left and Subtract Accumulators**

**SUBL** 

**Operation** 

## **Assembler Syntax**

 $2 * D - S \rightarrow D$ 

(parallel move)

SUBL S,D (

(parallel move)

#### **Instruction Fields**

- Destination accumulator [A,B] (see **Table 12-13** on page 12-22)
- The source accumulator is B if the destination accumulator (selected by the **d** bit in the opcode) is A, or A if the destination accumulator is B

**Description** Subtract the source operand S from two times the destination operand D and store the result in the destination accumulator. The destination operand D is arithmetically shifted one bit to the left, and a 0 is shifted into the LSB of D prior to the subtraction operation. The Carry bit (C) is set correctly if the source operand does not overflow as a result of the left shift operation. The Overflow bit (V) may be set as a result of either the shifting or subtraction operation (or both). This instruction is useful for efficient divide and Decimation-In-Time (DIT) FFT algorithms.

#### **Condition Codes**

| 7 | 6   | 5 | 4 | 3 | 2 | 1 | 0 |  |  |  |  |  |  |  |
|---|-----|---|---|---|---|---|---|--|--|--|--|--|--|--|
| S | L   | Е | U | N | Z | V | С |  |  |  |  |  |  |  |
| √ | √   | √ | √ | √ | √ | * | √ |  |  |  |  |  |  |  |
|   | CCR |   |   |   |   |   |   |  |  |  |  |  |  |  |

- Y Set if overflow has occurred in the result or if the MS bit of the destination operand is changed as a result of the instruction's left shift
- √ Changed according to the standard definition

#### **Instruction Formats and Opcodes**

SUBL S.D

| 23                                   | 8 16 15 8           | 7 |   |   |   |   |   |   | 0 |
|--------------------------------------|---------------------|---|---|---|---|---|---|---|---|
|                                      | Data Bus Move Field | 0 | 0 | 0 | 1 | d | 1 | 1 | 0 |
| Optional Effective Address Extension |                     |   |   |   |   |   |   |   |   |

# **SUBR**

## **Shift Right and Subtract Accumulators**



## **Operation**

## **Assembler Syntax**

 $D/2-S \rightarrow D$ 

(parallel move)

SUBR S,D

parallel move)

#### **Instruction Fields**

- (D) d Destination accumulator [A,B] (see **Table 12-13** on page 12-22)
- The source accumulator is B if the destination accumulator (selected by the **d** bit in the opcode) is A, or A if the destination accumulator is B

**Description** Subtract the source operand S from one-half the destination operand D and store the result in the destination accumulator. The destination operand D is arithmetically shifted one bit to the right while the MS bit of D is held constant prior to the subtraction operation. In contrast to the SUBL instruction, the Carry bit (C) is always set correctly, and the Overflow bit (V) can only be set by the subtraction operation, and not by an overflow due to the initial shifting operation. This instruction is useful for efficient divide and Decimation-In-Time (DIT) FFT algorithms.

#### **Condition Codes**

| 7 | 6   | 5 | 4 | 3 | 2 | 1 | 0 |  |  |  |  |  |  |  |
|---|-----|---|---|---|---|---|---|--|--|--|--|--|--|--|
| S | L   | Е | U | N | Z | V | С |  |  |  |  |  |  |  |
| √ | √   | √ | √ | √ | √ | √ | √ |  |  |  |  |  |  |  |
|   | CCR |   |   |   |   |   |   |  |  |  |  |  |  |  |

√ Changed according to the standard definition.

## **Instruction Formats and Opcodes**

SUBR S,D

| 23 | 16 15                 | 8    | 7 |   |   |   |   |   |   | 0 |
|----|-----------------------|------|---|---|---|---|---|---|---|---|
|    | Data Bus Move Field   | 0    | 0 | 0 | 0 | d | 1 | 1 | 0 |   |
|    | Optional Effective Ad | nsic | n |   |   |   |   |   |   |   |

# Tcc

## **Transfer Conditionally**

Tcc

Operation Assembler Syntax

If cc, then  $S2 \rightarrow D2$  Tcc S2,D2

#### **Instruction Fields**

| {cc}        | CCCC | Condition code (see <b>Table 12-16</b> on page 12-24)                |
|-------------|------|--|
| {S1}        | JJJ  | Source register [B/A,X0,Y0,X1,Y1] (see <b>Table 12-16</b>            |
|             |      | on page 12-24)   |
| {D1}        | d    | Destination accumulator [A/B] (see <b>Table 12-13</b> on page 12-22) |
| <b>{S2}</b> | ttt  | Source address register [R0–R7]                                      |
| {D2}        | TTT  | Destination Address register [R0–R7]                                 |

Description Transfer data from the specified source register S1 to the specified destination accumulator D1 if the specified condition is true. If a second source register S2 and a second destination register D2 are also specified, transfer data from address register S2 to address register D2 if the specified condition is true. If the specified condition is false, a NOP is executed. The conditions that "cc" can specify are listed on Table 12-16 on page 12-24. When used after the CMP or CMPM instructions, the Tcc instruction can perform many useful functions, such as a "maximum value," "minimum value," "maximum absolute value," or "minimum absolute value" function. The desired value is stored in the destination accumulator D1. If address register S2 is used as an address pointer into an array of data, the address of the desired value is stored in the address register D2. The Tcc instruction may be used after any instruction and allows efficient searching and sorting algorithms. The Tcc instruction uses the internal Data ALU paths and internal Address ALU paths. It does not affect the condition code bits.

#### **Condition Codes**

| 7 | 6   | 5 | 4 | 3 | 2 | 1 | 0 |  |  |  |  |  |  |
|---|-----|---|---|---|---|---|---|--|--|--|--|--|--|
| S | L   | Е | U | N | Z | V | С |  |  |  |  |  |  |
| _ | _   | _ | _ | _ | _ | _ | _ |  |  |  |  |  |  |
|   | CCR |   |   |   |   |   |   |  |  |  |  |  |  |

Unchanged by the instruction.

Tcc

# **Transfer Conditionally**

Tcc

## **Instruction Formats and Opcode**

|     |             | 23 1 |   |   |   |   |   |   |    |    |   |   |   | 8 | 7 |   |   |   |   | 0 |   |   |   |   |   |
|-----|-------------|------|---|---|---|---|---|---|----|----|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| Tcc | S1,D1       | 0    | 0 | 0 | 0 | 0 | 0 | 1 | 0  | С  | С | С | С | 0 | 0 | 0 | 0 | 0 | J | J | J | d | 0 | 0 | 0 |
|     |             |      |   |   |   |   |   |   |    |    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
|     |             | 23   |   |   |   |   |   |   | 16 | 15 |   |   |   |   |   |   | 8 | 7 |   |   |   |   |   |   | 0 |
| Tcc | S1,D1 S2,D2 | 0    | 0 | 0 | 0 | 0 | 0 | 1 | 1  | С  | С | С | С | 0 | t | t | t | 0 | J | J | J | d | Т | Т | Т |
|     |             |      |   |   |   |   |   |   |    |    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
|     |             | 23   |   |   |   |   |   |   | 16 | 15 |   |   |   |   |   |   | 8 | 7 |   |   |   |   |   |   | 0 |
| Tcc | S2,D2       | 0    | 0 | 0 | 0 | 0 | 0 | 1 | 0  | С  | С | С | С | 1 | t | t | t | 0 | 0 | 0 | 0 | 0 | Т | Т | Т |

# **TFR**

# **Transfer Data ALU Register**

**TFR** 

**Operation** 

## **Assembler Syntax**

 $S \rightarrow D$  (parallel move)

TFR S,D

(parallel move)

#### **Instruction Fields**

Source register [B/A,X0,Y0,X1,Y1] (see **Table 12-16** on page 12-24)

Destination accumulator [A/B] (see **Table 12-13** on page 12-22)

Description Transfer data from the specified source Data ALU register S to the specified destination Data ALU accumulator D. TFR uses the internal Data ALU data paths; thus, data does not pass through the data shifter/limiters. This allows the full 56-bit contents of one of the accumulators to be transferred into the other accumulator *without* data shifting and/or limiting. Moreover, since TFR uses the internal Data ALU data paths, parallel moves are possible.

### **Condition Codes**

| 7 | 6   | 5 | 4 | 3 | 2 | 1 | 0 |  |  |  |  |  |  |
|---|-----|---|---|---|---|---|---|--|--|--|--|--|--|
| S | L   | Е | U | N | Z | V | С |  |  |  |  |  |  |
| √ | √   |   | _ |   |   | _ |   |  |  |  |  |  |  |
|   | CCR |   |   |   |   |   |   |  |  |  |  |  |  |

- √ Changed according to the standard definition.
- Unchanged by the instruction.

## **Instruction Formats and Opcodes**

TFR S,D

| 23 | 16 15                    | 8       | 7    |    |   |   |   |   |   | 0 |
|----|--------------------------|---------|------|----|---|---|---|---|---|---|
|    | Data Bus Move Field      |         | 0    | J  | J | J | d | 0 | 0 | 1 |
|    | Optional Effective Addre | ss Exte | nsio | on |   |   |   |   |   |   |

**TRAP** 

## **Software Interrupt**

**TRAP** 

Operation

**Assembler Syntax** 

Begin trap exception process


TRAP

#### **Instruction Fields**

None

**Description** Suspend normal instruction execution and begin TRAP exception processing. The Interrupt Priority Level (I1,I0) is set to 3 in the Status Register (SR) if a long interrupt service routine is used.

### **Condition Codes**



Unchanged by the instruction.

## **Instruction Formats and Opcode**

TRAP

| 23 |   |   |   |   |   |   | 16 | 15 |   |   |   |   |   |   | 8 | 7 |   |   |   |   |   |   | 0 |
|----|---|---|---|---|---|---|----|----|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |

# **TRAPcc**

# **Conditional Software Interrupt**

**TRAPcc** 

**Operation** 

**Assembler Syntax** 

If cc then begin software exception processing


**TRAPcc** 

#### **Instruction Fields**

{cc} Condition code (see **Table 12-18** on page 12-28)

**Description** If the specified condition is true, normal instruction execution is suspended and software exception processing is initiated. The Interrupt Priority Level (I1,I0) is set to 3 in the Status Register (SR) if a long interrupt service routine is used. If the specified condition is false, instruction execution continues with the next instruction. The conditions that the term "cc" can specify are listed on **Table 12-18** on page 12-28.


#### **Condition Codes**



Unchanged by the instruction.

## **Instruction Formats and Opcode**

TRAPcc



**TST** 

## **Test Accumulator**

**TST** 

Operation

**Assembler Syntax** 

S - 0 (parallel move)

TST S

(parallel move)

#### **Instruction Fields**

Source accumulator [A,B] (see **Table 12-13** on page 12-22)

**Description** Compare the specified source accumulator S with 0 and set the condition codes accordingly. No result is stored although the condition codes are updated.

### **Condition Codes**

| 7 | 6   | 5 | 4 | 3 | 2 | 1 | 0 |  |  |  |  |  |
|---|-----|---|---|---|---|---|---|--|--|--|--|--|
| S | L   | Е | U | N | Z | V | С |  |  |  |  |  |
| √ | √   | √ | √ | √ | √ | * | _ |  |  |  |  |  |
|   | CCR |   |   |   |   |   |   |  |  |  |  |  |

\* V Always cleared.

√ Changed according to the standard definition.

Unchanged by the instruction.

## **Instruction Formats and Opcodes**

TST S

| 23 | 16 15 8                             | 7    |   |   |   |   |   |   | 0 |
|----|-------------------------------------|------|---|---|---|---|---|---|---|
|    | Data Bus Move Field                 | 0    | 0 | 0 | 0 | d | 0 | 1 | 1 |
|    | Optional Effective Address External | nsic | n |   |   |   |   |   |   |

**VSL** 

## Viterbi Shift Left

**VSL** 

**Operation** 

**Assembler Syntax** 

 $S[47:24] \rightarrow X:ea; \{S[23:0],i\} \rightarrow Y:ea$ 

VSL S,i,L:ea

### **Instruction Fields**

Source register A,B (see **Table 12-13** on page 12-22)

Bit value, 0 or 1 to be placed in the least significant bit of

Y:<ea>

**Effective address (see Table 12-13 on page 12-22)** 

**Description** Store the most significant part (24 bits) of the source accumulator at X memory (at effective address location), while for the least significant part (24 bits) of the source accumulator shift one bit to the left and insert 0 or 1 at the Least Significant Bit, according to operand i, and store the result at Y memory at the same address. This instruction enhances Viterbi algorithm performance.

#### **Condition Codes**

| 7 | 6   | 5 | 4 | 3 | 2 | 1 | 0 |  |  |  |  |  |
|---|-----|---|---|---|---|---|---|--|--|--|--|--|
| S | L   | Е | U | N | Z | V | С |  |  |  |  |  |
| _ | _   | _ | _ | _ | _ | _ | _ |  |  |  |  |  |
|   | CCR |   |   |   |   |   |   |  |  |  |  |  |

Unchanged by the instruction.

## **Instruction Formats and Opcodes**

VSL S,i,L:ea

| 23 |   |   |   |   |   |   | 16   | 15  |    |      |     |     |     |     | 8   | 7    |   |   |   |   |   |   | 0 |
|----|---|---|---|---|---|---|------|-----|----|------|-----|-----|-----|-----|-----|------|---|---|---|---|---|---|---|
| 0  | 0 | 0 | 0 | 1 | 0 | 1 | S    | 1   | 1  | М    | М   | М   | R   | R   | R   | 1    | 1 | 0 | i | 0 | 0 | 0 | 0 |
|    |   |   |   |   |   | С | ptic | nal | Ef | fect | ive | Add | res | s E | xte | nsic | n |   |   |   |   |   |   |

# **WAIT**

## **Wait for Interrupt or DMA Request**



**Operation** 

**Assembler Syntax** 

Disable clocks to the processor core and enter the Wait processing state


WAIT

#### Instruction Fields

None

Description Enter the low-power standby Wait processing state. The internal clocks to the processor core and memories are gated off, and all activity in the processor is suspended until an unmasked interrupt occurs. The clock oscillator and the internal I/O peripheral clocks remain active. If the WAIT instruction is executed when an interrupt is pending, the interrupt is processed. The effect is the same as if the processor never entered the Wait state. When an unmasked interrupt or external (hardware) processor reset occurs, the processor leaves the Wait state and begins exception processing of the unmasked interrupt or reset condition. The processor also exits from the Wait state when the Debug Request (DE) pin is asserted or when a Debug Request JTAG command is detected.

#### **Condition Codes**



Unchanged by the instruction

### **Instruction Formats and Opcode**

WAIT

